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1.0 INTRODUCTION
 
This report documents the results of a design and development
 
study for a Space Base Digital Command System. The purpose of
 
the command system is to serve as the primary control link
 
between ground stations and a space base and between the space
 
base and its associated satellites. Thus, the system must be
 
capable of accepting messages from the ground and relaying them
 
either to a specified location within the space base or to the
 
appropriate subsidiary satellite. It must also be able to
 
accept messages originating on the base and to multiplex them
 
in order of priority with those emanating from the ground for
 
transmission to the associated satellites.
 
The system is subject to the following basic objectives:
 
a. The command messages are to be so encoded that
 
the probability of an erroneous command does not
 
exceed 10-18
 
b. The system is to be capable of sending up to
 
1000 messages per second, each message consisting
 
of 18 bits of information plus redundancy sufficient
 
to achieve the necessary error immunity.
 
c. The equipment is to be designed so that failure
 
of any critical component does not render the system
 
inoperative and so that a second failure of this
 
same component results in a fail-safe condition.
 
d. The design is to be sufficiently flexible to
 
allow future expansion with minimum modification.
 
in aati:ion, since the command system is to be space­
borne,, power/consumption, weight, and volume are all critical
 
parameters and must be kept to a minimum consistent with the
 
system objectives. This is particularly true of that portion
 
of the system which is to be included in each of the subsidiary
 
satellites.
 
The following sections of this report describe the pro­
posed systemo and discuss the considerations which lead to the
 
recommended configuration. Section 2 examines in greater
 
detail the system requirements and outlines the overall system
 
organization.
 
Section 3 is concerned with the command controller;
 
i.e., the device for storing and routing the various command
 
messages in'order of their priority and for keeping track of
 
whether or not each message has been received at its intended
 
location.
 
Section 4 then investigates a number of coding alternatives
 
and compares the complexities of the resulting decoders.
 
Section 5,examines the impact of micro-electronic
 
techniques on the system implementation.
 
Section 6 is concerned with methods for achieving the
 
desired system reliability. Finally, the major conclusions
 
of the study are summarized in Section 7.
 
2.0 SYSTEM REQUIREMENTS AND OVERALL ORGANIZATION
 
2.1 SYSTEM REQUIREMENTS
 
2.1.1 Priority Requirements
 
The Apollo command link (up-data link) recognizes
 
three classes of commands: real-time commands (RTC) to
 
turn equipment on and off; computer data transfer to read
 
data into the guidance computer; and central timing equip­
ment up-date instructions. Other satellite and deep-space
 
command systems have generally required only two classes
 
of commands, real-time commands and data transfer or
 
quantitive commands. Although the space base will be a
 
considerably more complex system than any of its predecessors,
 
it seems reasonable to assume that the same two categories,
 
real-time commands and data-transfers (the latter category
 
also possibly including timing up-date instructions) will
 
adequately characterize the types of commands to be handled
 
by the space base command system.
 
Thus, at least two priority levels are clearly 
called for: if real-time commands and data transfer 
commands are both awaiting access to the command link, 
the former should presumably be serviced first. The 
extent to which other levels of priority are required 
is less obvious. At minimdm, two additional priority 
levels would be useful, one to distinguish between ­
emergency and routine real-time commands, and one to 
identify data which must be transferred relatively quickly. 
Further refinements could conceivably also be useful
 
(eg., a data transfer level which takes precedence
 
over certain real-time commands). For purposes of
 
this study, however, only four priority levels will be
 
considered for two reasons: (i) It is felt that the
 
bulk of -the command link traffic (in terms of volume)
 
will be at level four priority and hence that near real­
time service should be available whenever it is needed
 
(see Section 2.2.3). (2) Additional sub-levels of
 
priority could be added later within the present frame­
work, should the need arise, so long as the basic
 
operational modes are not drastically changed.
 
2.1.2 	Acknowledgement Delay
 
Since a command must be kept in standby storage
 
during the interval between its transmission and its
 
acknowledgement, the amount of this delay has an obvious
 
bearing on the system design. It will be assumed here
 
that the maximum acknowledgement delay will not exceed
 
1/2 second. This represents the time required for a
 
message to travel half way around the earth via a
 
synchronous satellite and return by the same route, with.
 
some allowance made for decoding, and other processing
 
delays. It is conceivable that a link involving two
 
synchronous relay satellites might be required to connect
 
the space base to some vehicle, in which case the acknow­
ledgement delay could be as much as one second. At worst-,
 
such a possibility could.double-the required storage
 
capacity. Since such links even if they do exisb,
 
will presumably involve only a small fraction of the
 
total command system traffic, their effect on the
 
amount of storage needed for the system should be minor
 
in any 	event.
 
2.1.3 	Traffic Requirements
 
Both the ground to space base and space base to
 
subsidiary vehicle command links are to have a capacity
 
of 1000 real-time commands per second. A real-time
 
command will consist of a 4-bit vehicle address, a
 
6-bit subsystem address, and an 8-bit instruction for a
 
total of 18 bits in all. (Presumably, the priority
 
assigned to a command can be deduced from the 8-bit
 
instruction. Since this instruction certainly dis­
tinguishes between a real-time command and a data
 
transfer, at most one additional bit will be needed to
 
distinguish between level one and two and between level
 
three and four priorities. For the present study, the
 
18 bit real-time command structure will be assumed
 
adequate to contain the necessary priority information
 
as well.) Since the command is to be encoded prior to
 
transmission, it will be most efficient to block all
 
command sequences into 18-bit segments or command words.
 
Because data transfers may involve considerably more that
 
18 bits, several command words may be required for
 
each data transfer.
 
On the basis of prior space mission experience,
 
it seems unlikely that the rate at which real-time
 
commands must be transmitted will ever approach the
 
thousand word/second link capacity, even when the
 
vastly increased complexity of the space base system is
 
taken into account. Thus, the command system design
 
will be predicted on the assumption that real-time
 
commands, since they will be given special priority,
 
and since they are relatively rare, can in fact be
 
accommodated in near real-time.
 
2.1.4 Multiplexing Requirements
 
A multiplexing situation arises in the command
 
system due to the fact that commands to be transmitted
 
to remote vehicles can originate both on the ground and
 
in the space base itself. Similarly, since a message
 
received from the ground can be destined either for the
 
space base or for one of its subsidiary vehicles, a
 
demultiplexing capability is also required. So far as
 
the command system multiplexer is concerned two situations
 
can be postulated: (1) The multiplexer is to be designed
 
to accept inputs from the up-link decoder and from any of
 
several sources on the space base. (2) The multiplexer
 
has only three inputs, one from the up-link decoder, one
 
from the space base data bus through which all commands
 
originating on board must pass, and a third consisting of
 
unacknowledged commands which must be retransmitted.
 
Likewise, the demultiplexer could be designed: (1) to
 
direct 	commands either to the encoder or to any one of
 
several on-board destinations; or (2) to route commands
 
only to the encoder and to the data bus. In both cases,
 
option (,2) will be postulated here. The reason for this
 
is that the resulting design will be more compatible
 
with the internal space base communication system, as
 
it presently appears to be evolving. Again, this assump­
tion while convenient, is not critical to the system
 
design, and could be changed at a later date should the
 
direct access approach prove more attractive. The only
 
condition which will be postulated here, then, (and
 
this condition is not absolutely necessary) is that the
 
data bus capacity be greater than that of the command
 
system by an amount sufficient to treat the bus as
 
nearly instantaneous (i.e., to intoduce delays not
 
exceeding one word period).
 
2.1.5 	Postulated Noise Environment
 
The signal-to-therrhal-noise ratio will be assumed
 
to be such that the uncoded bit-error probability, in the
 
absence of other types of interference, will be on the
 
order of 10-4 . This assumption will be applied to both
 
the up-link (from the ground) and the cross-link (to
 
subsidiary vehicles) channels.
 
Although the preliminary coding trade-offs will
 
be made on the basis of the above operating situation,
 
the coding schemes surviving this first screening will
 
then be evaluated in terms of their performance at much
 
lower signal-to-noise ratios. Since a link could be
 
either partially or totally blocked for any of a number
 
of reasons during a transmission it'is clearly important
 
that the error probability remains low regardlesss of the
 
actual signal-to-noise ratio.
 
Since one subject of considerable interest in
 
this study involves the extent to which erasures are
 
useful in achieving the desired error probability, a
 
modulation scheme must be postulated so that the bit
 
error/erasure tradeoff can be determined. The most
 
likely candidate for a modulation scheme, in view both
 
of its performance and of its wide use in command and
 
other digital data links, is two-phase (and possibly
 
four-phase) PSK modulation. This is the modulation
 
scheme which will be postulated here.
 
2.2 OVERALL SYSTEM ORGANIZATION
 
A block diagram of a space-base command system is shown
 
in Figure 2.1. It should be emphasized that this is a concep­
tual design only, included here solely to facilitate the
 
subsequent discussion. The actual system to be evolved in the
 
following sections of this report will not necessarily resemble
 
that of Figure 2.1 in all its details.
 
2.2.1 Priority Structure
 
As discussed in Section 2.1.1, fu pLuJ.Luy
 
levels appear to be adequate, at least for preliminary
 
design purposes. A priority structure which is consistent
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with the requirements outlined in Section 2.1.1 is
 
summarizdin Table 2.1.
 
In view of the discussion in,Section 2-1.1, the
 
only features of this structure which require further
 
justification are the specifics of the various modes
 
of operation. Other emergency modes, in particular,
 
are obviously possible. The system might be designed
 
to transmit the emergency command as every other (or
 
every third, etc.) command word, for example, rather
 
than repeatedly. This would allow other commands to
 
be transmitted without (necessarily) appreciably
 
increasing the delay in getting an emergency command
 
to its destination. This would also allow simultaneous
 
transmission of two (or more) emergency mode commands.
 
On the other hand, it may well be that an emergency
 
mode is needed because the subsidiary vehicle is
 
violently out-of-control so that the command receiver
 
antenna is properly directed only on occasion. In this
 
case, transmitting the emergency command only every
 
other time could conceivably double the expected time
 
needed to get the command through. Because of this
 
possibility, because emergency commands should be rare
 
events, and in order not to complicate the system
 
unnecessarily, it was decided to take the simplest
 
approach which provided a means of successfully trans­
mitting a command in the minimum possible time.
 
TABLEA2.1 COMMAND SYSTEM PRIORITY LEVELS
 
Priority Designation 

Level
 
Emergency
1 

2 Real-Time
 
-Commands 

3 Urgent Date 
Transfers 
Routine Data
 
Transfers 

4 

Mode of Operation
 
Emergency command is transmitted
 
repeatedly, to the exclusion of
 
all other commands, until its re­
ceipt is acknowledged. (Since a
 
number of emergency commands will
 
generally be received before the
 
transmitter receives an acknowledge­
ment, the post-decoder logic must
 
be such that only the first of any
 
specific emergency mode command is
 
acted upon). The emergency mode is
 
interrupted only on receipt of an
 
acknowledgement or of a counter­
manding command.
 
Level two commands are serviced
 
immediately, in order of receipt,
 
except when an emergency command
 
enters the system.
 
Level three commands are sent in
 
order of arrival but only when no
 
level one or level two commands are
 
awaiting transmission.
 
Transmitted only when all level
 
one, two and three commands have
 
been sent and acknowledged. 
Modes two and four are the ordinary moses ot 
operationland require little explanation. Priority 
four commands are seit only when all higher priority 
commands have been acknowledged. While this can 
result in some "down-time", it would seem to be a 
worthwhile feature in that it allows level four data 
to be sent in comparatively large blocks without 
frequent interruptions'to retransmit earlier unacknow­
ledged commands. It also assures that urgent data is
 
successfully transmitted before any attempt is-made to
 
transmit routine data.
 
2.2.2 Acknowledgement Procedure
 
The command acknowledgement routine must clearly
 
satisfy the following minimum requirements:
 
(i) 	It must be reliable
 
(2) 	It must be unambiguous; i.e., the transmitter
 
must be able to associate each acknowledgement
 
uniquely with some transmitted command.
 
In addition, it should be designed to minimize
 
the burden on the telemetry link. Presumably, part of
 
the telemetry channel capacity is needed for purposes
 
other than acknowledging commands.
 
Of the several procedures which were considered
 
one, the "coherent acknowledgement" techniques, seems to
 
be by far the most attractive, at least at this point
 
in the study. This technique satisfies both of the
 
objectives listed above, places minimum burden on the
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telemetry link, and in aaaiuion provaes a constant
 
indication at the transmitter of the status of each
 
of the potential command receivers.
 
The approach is as follows: Before any commands
 
are transmitted, the transmitter initiates an acquisition
 
procedure in which the receiver phase-locked loops
 
(assuming a coherent system) are brought into lock and
 
bit and word synchronization is established at each of
 
the potential receivers. (This, of course, is necessary
 
regardless of the acknowledgement scheme used.) After
 
.this is accomplished, the transmitter sends a command
 
in turn to each of the command receivers. The returned
 
acknowledgements then establishes the delay associated
 
with each receiver. Most of the acknowledgement proce­
dures considered involve an initial acquisition phase
 
of this sort. In the coherent acknowledgement scheme,
 
however, the command receivers are required to acknow­
ledge every transmitted command. If a command decoder
 
recognizes its own address in the decoded command, it
 
it acknowledges the command with a "one"; if it does not
 
recognize its own address, or if it is unable to decode
 
the received sequence, it transmits a "zero". Thus,'
 
simply by counting the number of received acknowledgements
 
from any particular recipient, the transmitter is able
 
to keep track of which commands is presently being
 
acknowledged.
 
The major advantage of this approach is that tbe
 
logic needed to keep track of the status of each potential
 
receiver is minimized and the sender receives positive
 
information, with minimum delay, as to whether or not a
 
given command reached its destination. The technique does
 
require each command receiver to transmit one bit of
 
information for every transmitted command, regardless of
 
the address of the commands. A possible alternative in
 
the case of the space-base/subsidiary vehicle links would
 
be to have a receiver acknowledge a command only if it
 
recognizes its own address. While this would possibly
 
decrease the average amount of data to be transmitted
 
over any one telemetry link, it would tend to increase
 
the peak demand on these links since, in general, the
 
acknowledgement message would have to contain more
 
information in order to identify which command is being
 
acknowledged. This would not necessarily be true if the
 
command system were kept informed, by other means, of
 
the relative locations of each of the receivers since
 
then it would be able to determine the expected delay
 
between a transmitted command and the receipt of an
 
acknowledgement. (Since one command word period cor­
responds to a round-trip distance of approximately
 
93 miles, the precision needed for this purpose is not
 
extreme) The disadvantage of this last method, of
 
course, is in the increased complexity of the logic
 
needed to associate acknowledgements with commands.
 
89 - /t­
It is apparent that all of approaches are
 
compatible; the major differences have to do with th
 
logic needed to identify which command is being
 
acknowledged. Because the coherent acknowledgement
 
scheme appears to be the easiest to implement, and
 
because it has the additional advantage of providing
 
a constant check on the status of each potential
 
command receiver, it will be postulated for purposes
 
6f this study. Should it subsequently develop that
 
one of the other methods is preferable (e.g., if the
 
coherent acknowledgement procedure overburdens the
 
telemetry links) the necessary changes could be made,
 
most likely without undue effect on the rest of the
 
system.
 
2.2.3 Trattic Routing and Multiplexing Organization
 
The approach taken here, is as follows (cf.
 
Figure 2.1): All valid real-time commands received
 
from the ground are examined to see if they are
 
intended for the space base itself or are to be relayed
 
on to one of its subsidiary vehicles. In the former
 
instance they are adapted to the data bus format and sent
 
over the data bus to their destination; in the latter
 
case, they are transferred immediately to the real-time
 
command buffer* to await encoding and transmission over
 
the cross-link channel.
 
*It is convenient for purposes of this discussion to identify a
 
number of different buffers.. Actually the functions of many
 
of these buffers will be combined.
 
Data transfer command words of either level
 
three or level four priority destined for a subsidiary
 
vehicle -are piaced in data buffer storage until the
 
buffer state detector indicates that the two real-time
 
command buffers are empty. When this happens, urgent
 
data transfer words are retrieved from buffer storage
 
fbr encoding and transmission. If the verification
 
buffer is also empty (indicating all transmitted
 
commands have been acknowledged) routine data commands
 
are then encoded and transmitted, in order.of their
 
receipt. Data transfers intended to remain on board
 
the space base are, of course, routed to their proper
 
destination via the data bus.
 
Real-time commands originating on board are
 
immediately sent over the data bus to the respective
 
command buffer to await transmission. Data transfers
 
originating on board are treated in exactly the same
 
way as those received from the ground; the data words
 
are placed in data buffer storage from which they are
 
removed'for encoding and transmission in order of
 
receipt.
 
The multiplexer samples the two command buffers
 
and those outputs of the verification buffer corresponding
 
to transmitted commands which were not, but should have
 
been, acknowledged prior to the sampling instant. The
 
command word must be read into the encoder in less time
 
than it takes to transmit the encoded command, since some
 
o2 -" 
time is needea to complete the encoding Thus, the multi­
plexer will have sufficient time to check the verification
 
buffer and still find another valid input before the next
 
command actually has to be read into the encoder.
 
To summarize, the rationale for the command system
 
organization outlined here is based on the assumption
 
that a relatively small fraction of the command system
 
capacity is ever needed for real-time commands alone,
 
so that the excess capacity is sufficient to accommodate
 
all data transfers without undue delay. (The priority
 
structure does make provisions for urgent data transfers,
 
however.) This allows real-time commands to be serviced
 
in near real-time even though these commands can originate
 
from several sources. Moreover, only small buffers are
 
actually needed in multiplexing this data. The bulk of
 
the data, on the other hand, since it need not be handled
 
in real-time, can be held in buffer storage and called for
 
when other, more urgent, commands do not have to be
 
transmitted. Data transfer messages which do exceed
 
the buffer storage capacity are routed to temporary
 
storage via the data bus. These words can later be
 
requested when the data buffer storage has been emptied.
 
2.3 SUMMARY
 
A conceptual design for the space base command system has
 
been presented (cf. Figure 2.1). The system and environmental
 
constraint leading to this design and postulated for the remainder
 
of this study are:
 
(1) The command link traffic can be divided into two
 
basic categories, real-time commands and data transfers.
 
Commands falling in the first category are assumed to
 
be relatively rare. (i.e., The probability is negligibl
 
that the rate at which real-time commands enter the
 
system from all sources at any one instant exceeds 1000
 
commands per second.)
 
(2) Four priority levels, two for real-time and two
 
for data transfers, are adequate at least for system
 
design purposes.
 
(3) The time separating the transmission of a command
 
and its acknowledgement will not exceed 1/2 second.
 
(4) Internal communications within the space base
 
(via the data bus) will not involve appreciable delays
 
(i.e., delays exceeding 1 millisecond, the command
 
word period).
 
(5) Under ordinazy cunaitions cne uncoaea bit error 
probabilities associated with both the up-link and th 
cross-link will be on the order of 10-4 . Command 
messages are to be transmitted using PSK modulation. 
3.0 COMMAND CONTROLLER
 
3.1 SYSTEM OkGANIZATION (Reference Figure 3.1)
 
The proposed system organization is based on the recommended
 
constraints of a four level priority system and a "coherent
 
acknowledgement" scheme.
 
Command words for satellite vehicles, whether from the
 
ground via up-link or within the space base via the data bus,
 
are stored in a buffer memory until they can be forwarded to
 
the encoder for transmittal via cross-link. Command words
 
received via up-link for the space base are transferred directly
 
to the data bus input register.
 
Commands are stored in the buffer memory under executive
 
program control according to priority. A word which is trans­
mitted is retained until a valid acknowledgement is received
 
from the addressed vehicle. Failure to receive a valid acknow­
ledgement will initiate a retransmission of the command.
 
3.1.1 Acknowledgement Verification
 
Under the proposed coherent acknowledgement scheme
 
the command receivers acknowledge every transmitted
 
command. A "one" is returned when a receiving vehicle
 
decodes its own address and a "zero" returned when its
 
own address is not recognized. The command controller
 
contains a clock operating at the maximum transmittal
 
rate of 1000 commands per second. The controller also
 
utilizes a counter (modulo 512) for each of the 15
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possible receiving vehicles. An acknowledgement
 
received via the telemetry link increments the counter
 
one count.
 
3.2 ACKNOWLEDGEMENT VERIFICATION IMPLEMENTATION
 
Two methods of implementing the acknowledgement verification
 
scheme are candidates for use in the command controller. One
 
is based on the use of time-tags which.are stored along with
 
a command word in the verification memory. This will be called
 
the "time-tag" verification method. The other scheme, called
 
the "time-location" verification method, stores the transmitted
 
command words in memory locations which correspond to a real­
time count at transmission time. Each of the two methods
 
will be examined in detail.
 
3.2-1 Time-Tag Verification Method
 
Each time a command is transmitted a verification
 
word (reference Figure 3.2), is assembled and stored in
 
the verification list. The 10 bits allocated fbr "N" will
 
contain the command clock at the time a word is trans­
mitted. The portion of the verification word designated
 
"2N-ki + 1" indicates the clock count when an acknow­
ledgement is considered overdue. Here again N refers
 
to the clock count at transmittal time, while "ki" is the
 
contents of the ith acknowledgement counter at that time.
 
A count of 1 is added to allow for doppler affects.
 
FIGURE 3.2
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The system operates as follows:
 
A "i acknowledgement from a particular receiving
 
vehicle causes an interrupt in the command controller.
 
The acknowledgement counter for the corresponding vehicle
 
is queried and the verification-list scanned for agree­
ment with the 'N" contents for that vehicleaddress.
 
When agreement exists, the verification word is cleared,
 
since this was a valid acknowledgement. Should no veri­
fication word with a value of N corresponding to the
 
contents of the acknowledgement counter be located, an
 
invalid verification will exist. An alarm condition
 
is initiated and sent to the space base control center.
 
Overdue type Ii'l acknowledgements are discovered
 
by scanning the verification list once each millisecond
 
and comparing the present command clock contents with
 
the "2N-k i + 1" portion of the verification word.
 
Agreement indicates that a command was not acknowledtged,I 
in which case the command word is re-ransmitted and a 
new verification word assembled. 
The acknowledgement verification sequence is
 
flow charted in Figure 3.2.1. This sequence is divided
 
into two parts. Part I is.initiated by a logic "I"
 
acknowledgement from one of the fifteen receiving
 
vehicles via telemetry lines. Part II shows the check
 
made every millisecond for any acknowledgements which
 
might be overdue. The tag in the verification word,
 
2N-k i + 1 = N + (N-ki ) + 1 , is the command word
 
count, N, at the time a specific word is transmitted,
 
plus (N-ki). Here k. is the contents of acknowledgement
 
counter, i, at the time the word is transmitted. Thus,
 
N-ki + 1 equals the round trip message and acknowledge­
ment delay for a particular receiving vehicle, plus one
 
count for doppler affect.
 
This approach to implementation of acknowledgement
 
verification requirements suggests the use of an asso­
ciative type memory. This type of memory organization
 
will next be examined.
 
3.2.1.1 Associative Type Memory System
 
The type of storage required for the
 
verification list can best be implemented with
 
an associative memory. Level two and three
 
verification wordsare selected according to
 
content rather than by location. An associative
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ACKNOWLEDGEMENT VERIFICATION SEQUENCE
 
I. II.
 
ACKNOWLEDGMENT INTERRUPT = 
LOGIC 7" VIA TELEMETRY. 
READ CONTENTS OF ASSOCIATED 
ACKNOWLEDGMENT COUNTER; 
USE FOR LOCATING TAG. 
SCAN VERIFICATION LIST ONCE 
EACH MSEC. FOR AGREEMENT 
BETWEEN CLOCK COUNTER AND 
ACKNOWLEDGMENT TAG IN 
VERIFICATION WORD 
(= 2N - ki + 1, WHERE N 
CLOCK COUNT AT TIME COMMAND 
' WAS TRANSMITTED, AND ki = 
ACKNOWLEDGMENT COUNT FOR 
ADDRESSED VEHICLE AT THAT 
TIME). 
SEARCH VERIFICATION LIST 
FOR TAG. 
IS is AGREEMENT'? 
NO 
ACKNOWLEDGMENT NO 
VALID FOR ADDRESS 
AT THIS 
TIME? YES 
YES 
CLEAR VERIFICATION WORD 
COMMAND WAS NOT ACKNOWLEDGED, 
FLAG EXECUTIVE FOR 
RETRANSMISSION OF COMMAND 
AT LOCATION SPECIFIED IN 
VERIFICATION WORD. 
WAIT FOR NEXT INTERRUPT. 
- ~ CONTINUE WITH SCAN. 
FLAG EXECUTIVE FOR INVALID 
ACKNOWLEDGMENT. 
NO ACKNOWLEDGMENTS ARE 
OVERDUE. WAIT FOR NEXT 
SCAN TIME. 
memory can be addressed either by location or by
 
content. 
A block diagram of the proposed memory
 
system is shown in Figure 3.2.1.1. Basic opera­
tion of the system is as follows. The word which
 
is to be used for search or compare is loaded
 
into the interrogate register. All words in the
 
memory matrix are simultaneously requested to
 
form a comparison with the interrogate register,
 
but only for those bits which correspond to a
 
logic 1111 in the mask register. Thus, by use of
 
the mask register, the search can be restricted
 
to desired bit positions. Each word in memory
 
has an interrogate output line which indicates
 
whether the data 'in that word matches the inter­
rogate word.
 
The next step is to determine the address
 
of the compare word, then read out that word onto
 
the output bus. If more than one compare word is
 
stored in memory, the search and address process
 
must be repeated sequentially.
 
The interrogate output line for each word
 
is sent to the detector matrix for division into X
 
and Y address components. These components are
 
stored in the X and Y multimatch resolvers and
 
priority given to each resolver. Based on X and Y
 
configurations, a specific word driver is activated
 
for selection. The X and Y resolvers are sequential
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in operation and the response selection continues
 
until the X and Y single match detectors detect
 
the end of the current search.
 
A detector matrix is shown in Figure 3.2.1.2
 
for a 128 word memory section. The matching signals
 
generated by each word-sense line of 128 words are
 
sent to the AND gates which are divided into 16
 
groups as shown in Figure 3.2.1.2. The signals
 
are then gated into the Y-multimatch resolving
 
circuits by the Y set pulse, and are gated into
 
the X-multimatch circuits by the X set pulse.
 
A logic diagram of the Y-multimatch resolving
 
circuit is shown in Figure 3.2.1.3. A word matching
 
signal in Group 1 will initially set FY-I when Y
 
set pulse is enabled. Any other matching signals
 
in Groups 2 through 16 will set corresponding flip­
flops FY-2 through FY-16. The Y control in Figure
 
3.2.1.3 is normally'at a "I" state. Thus the
 
priority in the order of Yl, Y2, Y3. . .Y6is 
established by the Y control. If, for example, 
at least one of the matching signals in Group 2 
and Group 11 are provided, then FY-2 and FY-11 are 
set, but only Y2 is in a "1" state for processing 
the matching signals from M9 through M16' When
 
the processing for Group 2 is over, Y control
 
temporarily becomes a "0 state to reset FY-2 and
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the priority control moves down to FY-II. There­
fore, for the above example, when Y2 is in "1i
 
e 
state, the states of M9 through M1 6 are stored
 
in flip-flops FX-l through FX-8, respectively.
 
The states of eight matching signals in the one
 
group with the highest priority will be stored
 
in FX-l through FX-8 by enabling X set pulse as
 
shown in Figure 3.2.1.4. As an example, suppose
 
FX-3 and FX-8 are set by matching signals M11
 
through M1 6 O The states of FX-3 and FX-8 show
 
the matching words in Group 2. The word clock in
 
Figure 3.2.1.4 establishes the priority in the
 
order of Xl, X2, X3,. . ., X8. The overall timing 
diagram for the above example is shown in Figure
 
'3.2.1.5. As shown in the diagram, X3 becomes
 
active during the first word clock. Then the first
 
driving signal is generated by Y2 and X3 in the
 
word driving matrix, selecting the first matching
 
word. Following the first word clock, FX-3 is
 
reset and the priority moves down to FX-8, enabling
 
XS. At the second clock time, the word driving
 
signal is generated by Y2 and X3 in the word
 
driving matrix to select a second matching word
 
in Group 2. When the selection of all matching
 
words in Group 2 is finished, Y control resets
 
Y2 and enables the next higher priority Y signal,
 
such as Yll.
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The states of matching signals M81 through
 
* are now stored in FX-1 through FX-8. Under the
 
X priority control the selection of matching words
 
of M8 1 through M88 is then performed. The selection
 
process continues in the same manner under the X
 
and Y priority controls until X-singlematch and
 
Y-singlematch detectors detect the end- of the
 
process.
 
The logic diagram of a Y-singlematch
 
detector is shown in Figure 3.2.1.6.
 
3.2.1.2 Verification List Search
 
This acknowledgement verification method
 
for level two and three command -words requires
 
that a search be conducted on the verification
 
list once each millisecond to detect overdue acknow­
ledgements. The search tag is the "2N-k + I"1 
portion of the verification word. The possibility
 
exists that an acknowledgement from more than one
 
of the addressed vehicles could be overdue at a
 
given time and therefore meet the search criteria.
 
It is for this reason that the multi-match resolving
 
logic as described in the example is required.
 
3.2.1.3 Memory Implementation
 
From a power requirement standpoint an
 
association memory matrix fabricated using MOS
 
technology is highly desirable. A 1024 word
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by 38 	bit memory matrix such as required for the
 
v4'rification list would require less than one
 
watt of power.- However, the type of peripheral
 
circuits utilized will largely determine its total
 
power 	dissipation.
 
Other possible methods of implementing
 
the association memory involve the use of bipolar
 
semiconductor logic and plated wire bit steering
 
techniques. Memories using either of these tech­
nologies dissipate considerable more power than
 
does the MOS type memory. An advantage of the
 
plated wire system is that it is nonvolatile in
 
case of power loss. This disadvantage, shared
 
by the MOS and bipolar memories, can be overcome
 
by the use of a rechargeable battery, provided
 
the power consumption is not too great.
 
In the standby mode of operation, the
 
power required by a MOS memory matrix could be
 
held to milliwatts.
 
3.2.2 	Time-Location Verification Method
 
As the priority level one, two and three command
 
words are transmitted,they are also stored in the veri­
fication memory. The location in memory is determined
 
by the count of the real-time counter at that time. If
 
the command word is priority level one, the word is
 
stored in the verification memory only for the first
 
S.-C!
 
transmission. (Priority level one commands are trans­
mitted cdntinually until verified.)
 
Every millisecond, the contents of each telemetry
 
counter is transferred in turn to the verification memory
 
address register. The command word at that location is
 
read into the "B" register where the vehicle address is
 
decoded. If the vehicle address corresponds to the
 
telemetry counter from which the address was obtained,
 
then the last acknowledgement received at that counter
 
should have been a type "1" (valid acknowledgement). A
 
type 1011 acknowledgement would indicate that the word
 
was not accepted and must be retransmitted.
 
When the vehicle address contained in the command
 
word does not correspond to the telemetry counter, the
 
acknowledgement should be a type "0"1 since the command
 
was not meant for that vehicle. A type "1" acknowledge­
ment would be invalid, in which case the control center
 
is notified via the data bus.
 
Each time an acknowledgement failure is determined
 
for a receiving vehicle, the acknowledgement failure
 
counter is incremented. The same counter is decremented
 
for each valid acknowledgement /if c (counter) > 0/.
 
Three successive acknowledgement failures will cause the
 
two-stage counter to overflow; initiatina an alarm
 
condition to the control center.
 
3.2.2.l Verification Memory Timing Considerations
 
The most active sequence -of controller
 
operation from a speed standpoint occurs during
 
the one millisecond verification check for priority
 
one, two and three acknowledgements. During each
 
millisecond period the verification memory must
 
be accessed 15 times (once .for each telemetry
 
counter). For the worst case situation where all
 
15 acknowledgements received are failures, the 15
 
words read from the verification memory must be
 
stored back in the proper section of buffer memory
 
for retransmission. Reading each word from the
 
verification memory and checking vehicle address,
 
'priority versus acknowledgement received takes
 
'approximatelyone memory cycle time. Transferring
 
the command word to the proper section of buffer
 
memory requires approximately two memory cycle
 
times.
 
Assuming the selection of a relatively
 
slow speed memory system (such as MOS technology),
 
a typical access time is 1 microsecond and cycle
 
time is 3 microseconds. The total number of
 
memory cycle times required in the above example
 
is 48. At 3 microseconds per cycle, the total
 
time required is 144 microseconds. During this
 
millisecond total time period the controller must­
"='1
 
also handle at least two input apd one output
 
sequence. 
The remain-ing time of approximately
 
850 microseconds is ample time for these sequences.
 
3.2.3 	Time-Tag Method Versus Time-Location Method,
 
Conclusions
 
The time-location method of implementing the
 
acknowledgement verification scheme has been selected,
 
based on the following advantages:
 
1. 	Less logic required for implementation.
 
2. 	Random access semiconductor memories are
 
presently available in both MSI and LSI
 
configurations, while associative type
 
memory units are available only in small
 
bit quantities per package.
 
3. 	Power requirements are less for the
 
available random access memories.
 
While the associative organization enables the
 
search of an entire memory in a short time span, it was
 
shown in Section 3.2.2.1 that ample time is available
 
for utilization of the time-location method.
 
3.3 	PRIORITY LEVEL FOUR DATA TRANSFER COMANDS
 
Level four data commands are transmitted in blocks which
 
consist of a header word, a starting address word, data words
 
and an end of message word. The header word contbins the
 
vehicle address and the subsystem address. All words following
 
the starting address are treated as data by the receiving
 
vehicle until the end of message is received. 
Level four data commands are retained in buffer memor3 
following transmission until they are verified. The first 
valid type 11111 acknowledgement from the addressed vehicle 
occurs when the contents of the telemetry acknowledgement 
counter k. = N, the real-time clock count at the time the 
first word was transmitted. If the acknowledgement for the 
header word or starting address is a type "0", or non-verify 
an interrupt is generated which restarts the transmission. 
Each data word location is sequentially addressed as the 
acknowledgement counter increments, and a tag bit written 
into depending upon the type of acknowledgement. A type "l", 
or verify, acknowledgement will cause a logic 1" to be written 
into the tag bit at that location. A non-verify will cause 
a logic "0" to be written into the tag bit. When the final 
word of the data block has been acknowledged, a search for 
unverified words is initiated, starting with the first data 
word. A word containing the- starting address is formulated 
for each non-verified data word or word sequence located. 
This word and the header must be transmitted along with the 
data word(s), all followed by an end of message word. 
Verification of the retransmission is handled in a
 
manner similar to that for a normal transmission. This
 
process is repeated for any additional non-verified words
 
detected during the search. Should an end of transmission
 
word not be verified, it is retransmitted as a priority one
 
.4
 
command since the receiving vehicle would treat any other
 
command as data. When a command word of higher level
 
priority interrupts a level four data transfer, an end of
 
message word is transmitted following completion of the
 
word in process. An interrupted search routine for non­
verified words in the level four data word buffer will
 
restart at the beginning of the data block when control
 
is returned.
 
3.4' CONTROLLER DETAILED SYSTEM DESIGN (reference Figure 3.4)
 
3.4.1 	 Buffer Memory
 
The number of locations in buffer memory for the
 
four types of priority level command words have arbi­
trarily been assigned as follows:
 
Priority Level One Commands - 4 locations 
Priority Level Two Commands - 64 locations 
Priority Level Three Commands - 64 locations 
Priority Level Four Commands - 1024 locations 
Level four commands are allotted the greater
 
portion of the memory for two reasons. First, according
 
to present ground rules, level four commands cannot be
 
transmitted until all higher priority commands have
 
been transmitted and verified. Secondly, level four data
 
words are expected to form the major part of all trans­
missions.
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COMMAND CONTROLLER BLOCK DIAGRAM 
Storage is required for levels one, two and
 
three conttands in the event the command processor is
 
waiting for a verification acknowledgement for a priority
 
one command which is being continuously transmitted.
 
The time interval before verification could be as long
 
as 1/2 second if the receiving vehicle were the maximum
 
distance from the space base. Thus, as many as 512 words
 
could be received during this time. Few of these words
 
are expected to be additional priority level one com­
mands. Should the capacity of the storare buffer be
 
exceeded, the additional words are transmitted via data
 
bus to temporary storage.
 
3.4.2 	 Input Pointers, Output Pointers and Word Counters
 
Each section of the buffer memory assigned to
 
the four priority levels of command words has a corre­
sponding input pointer, output pointer and word counter.
 
These pointers and counters consist of unique locations
 
in the buffer memory. The counters always indicate the
 
number of words stored for each priority level. Counters
 
are incremented each time a word is stored and decremented
 
when a word is retrieved for transmission.
 
The input pointers indicate the location for
 
storing the next input word and are incremented following
 
each storage operation. In a similar manner, the output
 
pointers indicate the location from which the next word
 
is to be retrieved for transmission. Since the buffer
 
storage functions on a first in-first out basis, the
 
word counter must be checked before a word is stored
 
to determine if that buffer section is full. In this
 
case the input pointer contains the same address as
 
does the output pointer, and if a word were to be
 
stored, the word at that location would be lost.
 
3.4.3 	 Telemetry Counters (Figure 3.4.3)
 
The command controller utilizes a counter
 
(modulo 512) for each of the 15 possible receiving
 
vehicles. An acknowledgement, whether a "I" or "0',
 
received via the telemetry link increments the counter
 
one count.
 
3.4.4 	 Real-Time Counter (Figure 3.4.4)
 
The command controller also contains a real­
time counter (modulo 512) operating at the maximum
 
transmittal rate of 1000 commands per second. The
 
modulo 512 count is based on the maximum time from
 
transmission to acknowledgement of 500 milliseconds.
 
3.4.5 	 Verification Failure Counters
 
The command controller contains a two stage
 
verification failure counter for each satellite
 
vehicle. A successful verification decrements the
 
counter, while a verification failure increments
 
the counter. Three successive failures fill the
 
counter, initiating an alarm condition which signals
 
the control center via data bus.
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3.4.6 Verification Memory
 
A 512 word random access memory serves as a
 
verification list for priority level one, two and
 
three command words. At the time one of these com­
mand words is transmitted, the contents of the real­
time counter is transferred to the address register
 
for the verification memory. The command word being
 
transmitted is then stored at that location.
 
3.4.7 Arithmetic Unit
 
A twelve bit arithmetic unit in the command
 
controller performs increment and decrement operations
 
on memory addresses, as well as equality and relative
 
magnitude operations which are mentioned in the
 
detailed description of operaLion.
 
A block diagram of the proposed ARU is shown
 
in Figure 3.4.7. The arithmetic operations are per­
formed on the contents of the accumulator and/or the
 
contents of the bus according to the function code
 
applied to the adder. The function code is decoded
 
within the adder logic to enable the desired operation.
 
The results of the arithmetic or logic operation are
 
stored in the accumulator from where it is gated onto
 
the bus when required.
 
3.4.8 Adder Implementation
 
The equivalent logic diagram for one bit of the
 
adder is shown in Figure 3.4.8. The specific adder
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function is selected by inputs S1-$4 in conjunction
 
with mode control input, M. The adder operates in
 
the arithmetic mode when M is high and the logic mode,
 
where the carry-in has no effect, when M is low.
 
Substraction is performed by one's complement
 
addition with the one's complement of the subtrahend
 
generated internally. The output is A-B-I which
 
requires a forced carry into the last significant
 
bit to provide A-B.
 
The proposed design for the adder unit employs
 
MOS type gates for the major part of the logic. Selec­
tion of MOS logic involves the trade-off of power and
 
speed. The low power consumption of the MOS logic
 
favors its use wherever the propagation delays can be
 
tolerated.
 
3.4.9 Accumulator
 
The accumulator register (reference Figure 3.4.9)
 
is constructed with D-type flip-flops of MOS or low­
power TTL technolgoy. Gated clocks permit selected
 
data transfer.
 
3.4.10 ARU Speed
 
A true measurement of ARU speed is the maximum
 
clock rate at which the ARp may be operated. This time
 
includes decoding of bus enable signals, adder transfer
 
time, carry ripple time (arithmetic operations), output
 
bus, and register delays.
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3.4.11 	 Counter and Register Implementation
 
Figures 3.4.11.1 through 3.4.11.3 are equivalent
 
logic diagrams of the proposed counters and registers in
 
the system. Specific device selection will depend largely
 
on functional speed requirements of each unit.
 
3.4.12 	Control Section
 
Figure 3.4.12 is a block diagram of the control
 
section required to implement the command controller.
 
The operations performed by the control unit are deter­
mined by the contents of the microprogram control
 
memory. The use of the microprogram control memory
 
differs here from the common application where program
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information is stored separately at the macro level.
 
Thb macro-instructions would then specify certain
 
locations in the microprogram memory from which the
 
control functions would be generated.
 
In this application, the entire program required
 
for the command controller is coded at the micro level.
 
Both program changes and control function changes are
 
made by altering the microprogram memory.
 
Control -section operation for an input sequence
 
would be as follows:
 
The shift register full signal sets an
 
interrupt flip-flop which, at the proper
 
time, selects a specific location in the
 
program control memory. The control
 
functions, such as transfer contents of
 
shift register to buffer register, are
 
determined by the information bits
 
contained in the addressed memory
 
location. The timing for the control
 
function is provided by ANDing a timing
 
generator output with the memory output.
 
A portion of the memory output (from 1 to 6 bits)
 
specifies the next memory location where additional
 
This location is
micro-control functions are stored. 

addressed when the present cycle is completed. The
 
next location could be that immediately following the
 
3-32
 
present location, in which case the address register
 
is incremented. A conditional input signal such as
 
a .buffer memory full, could generate an address for the
 
next control cycle far removed from the original
 
location.
 
Approximately 70 control functions are needed to
 
implement the various controller sequences. Table 3.4.12
 
lists most of the control functions required. A program
 
memory of 64 words x 48 bits per word is considered to
 
be the approximate size required. Approximately 38 of
 
the 48 memory outputs are direct control functions, while
 
the remaining ten bits are decoded to provide an addi­
tional 32 control functions.
 
"Time pulses are generated by an oscillator,
 
sequencer and a 4-to-!6 line decoder. The specific
 
width of control pulses will depend largely upon the
 
final logic selected for implementation of the command
 
controller.
 
3.5 BASIC OPERATION OF CONTROLLER SEQUENCES
 
The basic operation of the input sequence, output sequence
 
and acknowledgement verification sequences is described next
 
with the aid of flow charts, Figure 3.5.1.
 
3.5.1 Input Sequence (Up-Link Data) (Figure 3.5.1)
 
Data which is accepted by the decoder is
 
transferred to the input buffer register and a valid
 
acknowledgement transmitted via down-link telemetry.
 
TABLE 3.4.12 
CONTROL FUNCTIONS (S. B. COMMAND SYSTEM) 
1 C(Bus)-- Buffer Memory 
2 C(Bus)-,-Verification Memory 
3 C(Bus)---- Address Register, (Buffer Memory) 
4 C(Bus)-- Accumulator 
5 C(Bus)----- B Register 
E C(Bus)-- Address Register, (Verity memory) 
7 C(Shift Register)---.Input Buffer 
E C(Input Buffer) - Bus 
9 C(Data Bus Register)---Input Buffer 
iC C(Bus)------Data Bus Input Register 
11 C(Tel. CTR. #1)- Bus 
i C(Tel. CTR. #2) Bus 
13 C(Tel. CTR. #3) - Bus 
14 C(Tel. CTR. #4)- Bus 
15 C(Tel. CTR. #5)----,>. Bus 
16 C(Tel. CTR. #6) - Bus 
17 C(Tel. CTR. #7) -- Bus 
18 C(Tel. CTR. #8) - Bus 
19 C(Tel. CTR. #9) - Bus 
20 C(Tel. CTR. #10)-- Bus 
21 C(Tel. CTR. #11) -- Bus 
22 C(Tel. CTR. #12) -- Bus 
23 C(Tel. CTR. #13) - Bus 
24 C(Tel. CTR. #15) - Bus 
25 C(Tel. CTR. #16) - Bus 
TABLE 3.4.12 
(Cont) 
26 C(B Register) -- Bus 
27 C(Accumulator) Bus 
28 Arith. Function ;P Increment 
29 Arith. Function t Decrement 
30 Arith. Function - Comparison 
31 Arith. Function -- Relative Magnitude 
32 C(Real-Time Counter) -- Bus 
33 C(Bus)- Output Buffer 
34 C(Output Buffer)--- Encoder 
35 Jam Address - Prio. I Word Counter 
36 Jam Address - Prio. I Input Pointer 
37 Jam Address - Prio. I Output Pointer 
38 Jam Address - Prio. 2 Word Counter 
39 Jam Address - Prio. 2 Input Pointer 
40 Jam Address - Prio. 2 Output Pointer 
41 Jam Address - Prio. 3 Word Counter 
42 Jam Address - Prio. 3 Input Pointer 
43 Jam Address - Prio. 3 Output Pointer 
44 Jam Address - Prio. 3 Verification Pointer 
45 Jam'Address - Prio. 3 Acknowledgement Pointer 
46 Jam Address - Prio. 4 Word Counter 
47 Jam Address - Prio. 4 Input Pointer 
48 Jam Address - Prio. 4 Output Pointer 
49 Jam Address - Prio. 4 Verification Pointer 
50 Jam Address - Prio. 4 Acknowledgement Pointer 
51 Jam Address Temporary Storage 
52 Write Buffer Memory 
53 Read Buffer Memory 
TABLE 3.4.12
 
(Cont)
 
54 Write Verification Memory 
56 Read Verification Memory 
57 Set B Register to 4 
58 Set B Register to 64 
59 Set B Register to 1000 
60 Set B Register to 3 
61 Clear Accumulator 
2 Clear B Register 
3 Clear Address Register (Buffer Memory) 
4 Clear Input Buffer 
5 Clear Output Buffer 
6 Clear Address Register (Verification Memory) 
7 Read-Micro-Program Memory 
B Increment Micro-Program Counter 
9 Jam Flag Word to Data Bus 
FIGURE 3o5.1 INPUT SEQUENCE
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3 BUFFER 
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If the data word is not accepted by thd decoder, a
 
non-valid acknowledgement is initiated and the shift
 
register cleared.
 
The vehicle address and priority of the command
 
are obtained by decoding the proper bits of the data
 
in the input buffer. Data for the space base is
 
transferred to the data bus buffer register.
 
Data for external vehicles is transferred to a
 
section of the buffer memory according to priority.
 
If a section of buffer memory is full, any additional
 
words of that priority are transferred to external
 
storage via the data bus.
 
3.5.2 Output Sequence (Figures 3.5.2 and 3.5.3)
 
An output buffer empty signal initiates a
 
search of the buffer memory for data on the basis
 
of priority levei. Data in the buffer is indicated
 
by the contents of the corresponding word counter
 
being greater than zero. As words are stored in the
 
buffer, the word counter is incremented and when
 
words are removed, the oounter is decremented.
 
Priority level four words cannot be transmitted
 
until all previously transmitted words have been acknow­
ledged and verified. The priority level one, two and
 
three words are also transferred to verification memory
 
each time they are transferred from the output buffer to
 
the encoder. The location in verification memory is
 
determined by the real-time count at that time.
 
FIGURE 3.5.2 OUTPUT SEQUENCE
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START 
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BUFFER FOR
 
NON-VERIFIED
 
WORDS
 
FIGURE 3.5.3
 
OUTPUT SEQUENCE
 
(CONT)
 
'(9
 
If a block of priority four data is being trans­
mitted,4the sequence will be interrupted whenever a word
 
of higher priority level is received. Before the new
 
word can be transmitted, an end of block word must be
 
transmitted and information stored which indicates where
 
in the 	data block to resume transmission. When the
 
first word of a data block is transmitted, the contents
 
of the real-time counter, N, must be stored to indicate
 
the time a valid acknowledgement is due.
 
3.5.3 	 Priority One, Two and Three Acknowledgement
 
Verification
 
The acknowledgement verification sequence shown
 
in the flow chart (Figure 3.5.4) is repeated every
 
millisecond. The contents of telemetry counter #1
 
is transferred to the verification memory address
 
register. The command word at that location is trans­
ferred to the accumulator where the vehicle address
 
and priority are determined. If the vehicle address
 
is #I, then the last acknowledgement received from
 
that vehicle should be a type 111. A type "01,
 
acknowledgement indicates the word was not accepted,
 
in which case the command word is transferred to the
 
proper section of buffer memory for retransmission.
 
If the vehicle address is .not #1, then the 
last acknowledgement received from vehicle #1 should 
be a type 1011 to indicate that its own address was 
t-/
 
FIGURE 3.5.4 PRIORITY ONE, TWO & THREE ACKNOWLEDGEMENT
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MTRVADTSTOP TRANS-
U
MITTING COM-4 
MUMD WORD 
I 
 CTR #16 
cTR) Lko.1
 
RMIsTER , SEQENCE
 
COMPLETE 
The same operation is performed using
not decoded. 

the contents of each remaining telemetry 
counter as
 
an address for a word in the verification memory.
 
Priority Four Acknowledqement Verification (Figure 3.5.5)
3.5.4 

The first valid type "'i"acknowledgement is
 
received when the contents of the telemetry counter,
 
is equal to N, the real-time count at the time 
the
 
ki 

first word of the data block was transmitted. 
If the
 
acknowledgement received for the first or second 
words
 
of the data block (header and starting address
 
the entire block of data
 respectively) is a type "0", 

A type "0" acknowledgement received
 is re-transmitted. 

for any of the following words, except for the 
last word,
 
will cause a logic "0" tag bit to be written into 
the
 
The last
 
corresponding location in buffer memory. 

word which must be re-transmitted as priority 1 
if
 
it is not acknowledged.
 
3.5.5 	Retransmission of Non-Verified Priority 
Four
 
Words (Figure 3.5.6)
 
Following the elapse of sufficient time for the
 
first data word of the block to have been acknowledged,
 
a check of the tag bits for each data w6rd is started.
 
A tag bit of logic "0" indicates that the word 
must be
 
The header word and new starting
re-transmitted. 

address word must precede the data word transmission,
 
which 	is followed by an end of block word.
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FIGURE 3.5.6
 
RETRANSMISSION OF NON-VERIFIED PRIORITY FOUR WORDS
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3.6.1 
CONTROLLER SEQUENCES3.6 DETAILED FLOW cHARTS OF 
Figures 35.1 through 3.6.6 illustrate the detailed 
logic
 
and arithmetic operations required to perform each 
sequence
 
shown briefly in the previous flow charts.
 
- 3.6i3)

Detailed Input Sequence (Figures 3.6.1 

Each time a word is received for external trans­
mission the word counter for the required section 
of
 
buffer memory is checked to determine if storage 
space
 
If space is available, the input pointer
is available. 

is queried to determine where the word is to be 
stored.
 
'The address contained in the input pointer and the
 
contents of the word counter are then both incremented,
 
reflecting the addition of a word to memory.
 
3.6.2 Detailed Output seuence (Figure 3.6.4)
 
The search for words in each section of buffer
 
memory is performed by transferring the contents 
of
 
the respective word counter to the arithmetic unit
 
If non-zero, the contents
 where it is tested for zero. 

of the output pointer is transferred to the buffer
 
memory address register and the word read from that
 
location to the output buffer register. The contents
 
of the output pointer is then incremented while the
 
contents of the word counter is aecremented.
 
FIGURE 36.1 DETAILED INPUT SEQUENCE
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FIGURE 3.6.2 DETAILED INPUT SEQUENCE 
(CONT.)
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Figure 3.6.2 (continued)
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DETAILED INPUT SEQUENCE (con't)
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IGURE 3.6.4' DETAILED OUTPU6T SEQUENCE 
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3.6.3 Detailed Acknowledgement Verification Sequence 
-
Priority Four Data Words (Figure 3.6.5a)
 
This sequence shows how the verification pointer
 
is used to determine when the acknowledgement is for
 
the header or starting address words. If the content
 
of the verification pointer is 1 or 2, the acknowledgement
 
is for the header word or starting address, respectively.
 
If either of these words is not acknowledged, the entire
 
block of data is re-transmitted. The verification pointer
 
is incremented after each acknowledgement is received
 
until end of block is reached.
 
3.6.4 Detailed Verification Check - Priority Four (Figure 3.6.5
 
'The verification status of words in the priority
 
four buffer section is started when the contents of the
 
real-time counter is N + (N 
- ki ) + 1 (or 2N - ki + 1),
 
where N = real-time count at the time the third word of
 
the data block was transmitted, and ki is the acknow­
ledgement count for the addressed vehicle at that time.
 
This quantity is incremented by 1 as the verification
 
check progresses down the data block. The tag bit at
 
each location is examined to determine whether or not
 
the word was properly acknowledged. The word is retrans­
mitted, along with the header, starting address and end
 
of message words, when a "10" tag bit is detected.
 
A new block of priority level four data words is
 
accepted only after a previous block of data has been
 
transmitted, acknowledged and successfully verified.
 
3-­
FIGURE-3o6 0 5 (a) 
PRIO. .4 DETAILED ACKNOWLEDGEMENT VERIFICATION SEQUENCE
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3.6.5 Priority Four Retransmission Sequence (Figure 3.6.6)
 
This sequence shows how data transfer words
 
which were not acknowledged are retransmitted.
 
3.7 PROGRAM TIMING FOR THE COMMAND CONTROLLER
 
This section illustrates the program timing for the control
 
functions required to implement the detailed sequences which
 
were flow-charted in Section 3.5.
 
Each program cycle has been divided into sixteen basic
 
time intervals. The duration of each interval will depend,
 
in the final analysis, upon the logic technology and memory
 
systems selected. A time of one-half microsecond is consistent
 
with the utilization of MOS technology in both the logic and
 
memory sections. In this case the total program cycle time
 
(16 interval) is 8 microseconds.
 
If additional operations are required to complete a
 
sequence at the end of a program cycle, the program memory
 
is read during the last time interval. The instruction
 
register is incremented prior to this time if the next program
 
address is sequentially located. If not, a new program address
 
is loaded into the instruction register. When a sequence is
 
completed, a no-operation (NO-OP) control function inhibits
 
controller program operation until an interrupt is received.
 
FIGURE 3.6.6 
PRIO. 4 RETRANSMISSION SEQUENCE
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FIGURE 3.7.1 
INPUT SEQUENCE 
(Controller Not In Priority ® Input Mode) 
1 '2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
C(Input Buffer)->Data Bus X if v- address = pac e se] 
Set Priority 4 Input Flag X [if slace base rio ity 
Prog. "Address Priority 0 Input fif priority i_ X 
Prog. Address Priority®Z Input [if piiority 2] X 
% Prog, Address Priority 3)lInput [if p iority 3] 1 X 
C(Input Buffer)-->Data Bus x [if p iority 4 0 quff r Enpt 
Reset Buffer Empty Flag X 
Set Priority 4 Input Flag x [if prtori y 4] 
Prog0 Address Priority ( Input [if priority 4 0 Iuff r mnptk] x 
FIGURE 3.7.1.1 
INPUT SEQUENCE - PRIORITY© 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
JAM Adress Priority I Word Counter X X X1 X X X X X X 
Read Memory x X X 
C (Memory)---4Accum. x 
Set B Reg. = 4 x 
Compare C(B Reg.) with C(Accum) x x 
Flag Data Bus X if B eq = Acm1 
Increment Accum 1 X 
Write Memory X X 
C(Accumo)->Word Counter x X X 
Increment Inst. Reg X 
Read Control Memory X 
INPUT SEQUENCE - PRIORITY I (con't) 
JAM Address Priority 1 in-pointer 
x xx x 
Read Memory 
C(Input Pointer)---B Reg. 
X Xx 
X 
C(Input Pointer)-->Accum. x 
Increment Accum. 1 X x 
G" 
Write Memory 
C (Accum)---->Meory 
X 
xxx 
X 
C(B Reg.)---->Address Reg. 
Write Memory 
C(Input Buffer)---->Memory 
No-OP 
x 
X 
X 
X 
X 
X 
x 
FIGURE 3.7.1.2 INPUT SEQUENCE 
1 
JAM Address Priority 2 Word Counter x 
- PRIORITY 2 
2 3 4 5 
x x x x 
6 
x 
7 
x 
8 
x 
9 
x 
10 11 12 13 14 175 16 
Read Memory 
C (Memory)--> Accum. 
x x x 
X 
I 
Set "B Reg." = 64 X 
Compare C(B Rego.) with C(Accum) - x _ 
Flag Data Bus if B Reg. = Accum X (Buffer ull) 
Increment Acdum 1 
Write Memory 
C(Accum)---Word Counter 
-
x x 
x X 
x 
X 
(A 
Increment Inst. Reg. 
Read Control Memory 
X 
X 
JAM Address Priority 2 Input Pointer 
Read Memory 
x-
Xr 
K x x 
-
w 
-
x X x 
-_ 
X 
C(Input Pointer)-B Reg. X 
C (Input Pointer---.Accum. X 
Increment Accum 1 X X 
Write Memory x z 
C (Accum)-- Memory x x X (Inpu Pointer) 
C(B Reg.)---Address Reg. X X 
Write Memory 
C (Input Buffer)-->Memory X X 
X 
X 
NO-OP 
FIGURE 3.7.1.3 
INPUT SEQUENCE - PRIORITY 3 
JAM Address Priority 3 Word Counter 
Read Memory 
C (Mem)-->Accum 
Set B Reg. = 64 
Compare C (B Reg.) & (Accum) 
Flag Data Bus if Equal 
Increment Accum 1 
Write Memory 
1 
X 
XX 
X 
2 
X 
3 
X 
X 
X 
4 
X 
X 
5 
X 
X 
6 7 8 
X X X 
X (Bff 
XX 
9 
X 
x 
10 
ll) 
x 
11 12 13 14 15 16 
C (Accum)--Word Counter 
Increment Inst. Reg. 
Read Control Memory 
X X 
X 
I 
X 
INPUT SEQUENCE - PRIORITY 3 (con't) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
JAM Address Priority 3 Input Pointer X X X X X X XX 
Read Memory X X X 
C(Input Pointer)->B Reg. X 
C(INput Pointer)-->Accum X 
Increment Accum 1 X X 
Write Memory X X 
C (Accum)- Memory X X X (Input Po nter) 
C(B Rego)--->-Address Reg. X X 
Write Memory X X 
C(Input Buffer)--Memory X X x 
No-Op X 
FIGURE 3.7.1.4 
PRIORITY 4 INPUT SEQUENCE 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Priority @ Input Sequence 
JAM Address - Prioritv 4 Word Counter X X X X X X X X X 
Read Memory X XX 
C (Menm)--Accum X 
JAM B Reg. 102 X 
Compare C(Accum) with C(B Reg.) x x 
C(Input Buffer)-DATA BUS if C Acdum) X 
NO-OP 10i24 X 
Increment C(Accum) 1 x x 
Write Memory X X 
C (Accum)-- Memory XX X 
Jam Address - Priority 4 Input Pointer x x x X 
Read Memory X X X 
C(Memory)--Accum X X 
C(Memory)->B Reg, X x 
Increment Inst. Reg. x 
Read Prog Memory X 
PRIORITY 4 INPUT SEQUENCE (con't) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Increment Accum. x x 
JAM Address - Priority 4 Input Pointer 
Write Memory 
C (Accum)---Memory 
X X 
X 
X X 
X X 
X X 
Clear Address Reg. 
C(B Reg.) .-+Address Reg, 
X 
X 
Address Memory 
Write Memory 
x X 
X 
X 
X 
C(Input Buffer)-- Memory X X X 
NO-OP X 
FIGURE 3.7.2 
INPUT SEQUENCE 
(Controller in Priority 4 Mode) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Shift Feg. FulicPriority 4 Input Flag Iet 
C(Shift Reg.)--Input Buffer X -
C(Input Buffer)->Data Bus 
Reset priority 4 Input Flag 
X (Il o tte n 1 
X (If End o ss g 
to age) 
Word) 
'9 NO-OP X If fo E te n Storage) 
Read Prog. Address Priority e Input X 
FIGURE 3.7.3
 
OUTPUT BUFFER EMPTY
 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
 
JAM Address - Priority 1 Word Counter x iX X X
 
X X X
Read Memory 

XC (Mem)--Accum 
Test C(Accum) for Zero X 
x 
Prog. Address Priority 0 Output Sequence (IE C(Ac um c'Pri ri y 40_ e. 
Prog. Address Priority @ Output Inter. Seq. (IE C(Accum - )-Iri rity u eq. X 
JAM Address - Priority 0 Word Counter X 
X XRead Memory 

C (Mem)---Accum (!E C(Accum = ) X 
X
Test Accum for Zero 
Prog. Address Priority 0 Output Sequence (if Acm O -r or ty 4 Cut Seq ) x 
Prog. Address Priority @ Output Inter Seq. (I Accm 0r* ority 4 Cut Seq ) X 
Increment Inst. Register (I_- C(Ajcum = 0 X
 
I I I -- l
Read Prog. Mem 

OUTPUT BUFFER EMPTY (con't) 
1 2 3 4 5 6 7 bUu v , 11 - 12 13 14 15 16 
JAM Address 
-'Priority 3 Word Counter X x Ix 1 
Read Memory x x x 
C (Memory)
-- Aeum 
x 
Test Accum For Zero X 
Prog. Address Priority 3 Out. Seq. (I A a * 0 P tJ 
Prog. Address - Priority 4 Inter Out Seq. (I A cu ? 0 pPiofit 4 Out Seq.) x 
JAM Address - Priority 4 Word Counter x X X X 
Read Memory (Ex - 0 x X xcxmaX 
C (Mem) -- Accum 
x 
Test Accum for Zero 
Progo Address Priority 4 Out Seq. I A Vri omlet 
NO-OP 
n 0 Vi-if Comp e x 
i l_=- m etj .x... 
FIGURE 3.7.3.1 
OUTPUT SEQUENCE PRIORITY 1 
1 2 3 4 5 6 7 8 9 10 11 12 13 14' 5 i 
JAM Address Priority 1 Word Counter - X XX I I I II I 
Decrement Accum 1 X 
Write Memory X X 
C (Accum)--Memory x XXX 
JAM Address Priority 1 Out Pointer 
- X X X X X X 
Read Memory x x x 
C (Mem)--'Accum X 
C (Mem)-B Reg. X 
Increment Accum I x x 
C (Accum)---->Memory X x x 
Write Memory X 
Increment Inst. Reg. X 
C(B Reg)-->Address Reg, 
Read Memory x x x 
C(Memory)-B Reg. x 
C (memory)---Output Buffer X 
C(Real-Time CTR)- Address Reg. X Verif. Mlmoxy) 
C(B Reg.)-flerif. Mem. x x I. 
Write Mem. (Verif. Mem) X X 
NO-OP 
FIGURE 3.7.3.2 
OUTPUT SEQUENCE 
1 2 
JAM Address Priority 2 Word Counter XX 
PRIORITY 
3 4 5 
X 
6 7 8 9 10 11 12 13 14 15 16 
Decrement Accum 1 X 
Write Memory 
C (Accum)--)Memory 
JAM Address - Priority® Out- Pointer 
X 
XXX 
x 
X X X X X X X 
Read Memory 
C (Mem)-- Accum -x 
X X X 
4 
C(Mem)->B Reg. 
Increment Accbm 1 
C (Accum)--tMemory 
X 
X X 
X X X 
Write Memory X X 
Increment Instruction Reg. x 
C(B Reg.)--->Address Reg. x 
Read Memory x x x 
C(Memory)--> B Reg. 
C (Memory)----Output Buffer 
X 
X 
C(Real-Time C6unter)---Address Reg. 
C(B Reg.)->Verif. Memory 
X 
X XX [V rif Me ory_ 
Write Memory 
FIGU)Ht 1.1.6.J 
OUTPUT SEQUENCE - PRIORITY (3) 
1 2 3 4 5 6 7 
JAM Address - Priority 3 Word Counter X x 
Decrement Accum 1 X 
8 910 11 12 13 14 15 16 
Write Memory 
C (Accum)-'-- Memory X 
x 
X 
x 
X 
JAM Address - Priority Out-Pointer x x x x x x 
Read Memory 
C (IMemY--->Accum 
x x x 
x 
C (Mem- B Reg. X 
Increment Accum 1 x x 
* 
C (Accum)>Memory 
Write Memory 
x x 
x 
x 
X 
Increment Instruction Reg. X 
C(B Reg.)--Address Reg. x 
Read Memory x x x 
C (Memory)--->B Reg. 
C (Memry)- Output Buffer 
x 
k 
C(Real-Time Counter)-4Address Reg. 
C(B Reg.)----4Verif. Memory 
x 
X X X Ve if Meiory 
Write Memory (Verif. Memory) x x 
NO-OP x 
FIGURE 3.7.3.4 
JAM Address -Priorit2 
OUTPUT SEQUENCE 
1 2 
4 Word Counter X 
PRIORITY 4 
3 4 5 6 
x-
7 8 9 10 11 12 
-
13 14 15 16 
Decrement Accum 1 X 
Write Memory X X 
C (Acdum)-* Memory X X X 
JAM Address - Priority 4 but-Pointer x x x x x x x 
Read Memory x x X 
C (Mem) -- Accum--
Nx 
C (em) -­ :-B Reg. 
Increment Accum 1 
C (Accum inMemory 
Write Memory L 
I 
z[xxz zx-
X 
-
x -
Increment Inst. Reg. X 
OUTPUT SEQUENCE - PRIORITY cont) 
C(B Reg)---Address Reg. 
Read Memory 
C(Memory)-- Otput Buffer 
C(Real Time Counter)--Priority 4 Time Tag 
JAM Address - Priority 4 Time Tag Loc, 
1 
x 
2 
X 
If 
3 4 5 6 
1 x X 
-x L1 
Fi st Wod 
7 8 9 
L 
10 11 12 13 
X 
X 
14 
X 
X 
15 
X 
X 
16 
Write Memory 
NO-OP (If End of Message 
X X 
Increment Accum 1 
JAM Address - Output Pointer 
X 
X X X 
Write Memory X X 
C(Accum) 
NO-OP 
Memory = (Output Pointer x 
i 
x x 
x 
FIGURE 3.7.4 
ACKNOWLEDGEMENT CHECK - PRIORITY 1, 2, & 3 
1 2 3 4 5 6 7 8 9 10 11 12. 13 14 15 16 
C(Tel. CTR #l -­;Address Reg x IIejif:etic I -
Read Memory XXX Ae__ _-
C (Memory)-- Accum X 
Decode Vet0 Address K A-
Decrement Non'Ver Counter X (i Veho No = Tel CTI .oc = -
Clear Output Buffer X (If V - .o ck ! Priofiy 1T 
Increment Inst. Reg. (if fel1CTF 16, 
Read Prog. Mem. X 
NO-OP (f el CT =16, 
Flag Control Center via Data Bus X (If V: # Te.o#o Ack 1) 
Increment.Non-Vet.Counter (If 7. = Tel#0 Ack = 0) 
* Flag Control Center Via Data Bus (f C(N n-'er.CT) =,3 1 -
jAM Address - Priority - Word Counter. - X - X-- - x - xx 
'- Read Memory (Buffer) x x -
C (Mem) ---Accum fTl# oA!k 0 X 
Set B Reg. = n (n = 4 or 64) - qon Vex X 
Compare C(Accum) with B Reg. X 
Increment Accum 1 X If C (Accu i) n) 
Write Memory X K 
C (Accum).--Memory X X K 
Prog, Address - Buffer Store Loc. -- X 
C(Accum)---Data Bus f (ccu ) C B eg X X 
ACKNOWLEDGEMENT CHECK - PRIORITY 1,2, & 3 (con't) 
1 2 3 4 5 6 7 8 9 011 12 13 14 15 16 
JAM Address - Priority - Input Pointer X X X X X X X X 
Read Memory X X X 
C(Mem)--- Accum, B Reg 
-X-_ 
Increment Accum 1 X 
Write Memory (Bffer) X X 
C (Accum) --- Input Pointer X X X 
' C(B Reg.)---Address Reg. X 
v' Read Verif. Memory X X X 
C (Verif. Mem) -- Accum X 
Write Buffer Memory X X 
C (Accum) -D Memory X-- X X 
Prog0 Address Seq. for next Tel. Counter 
Seq. is repeated for each Tel Counter) 
FIGURE 3.7.5 
PRIORITY 4 ACKNOWLEDGEMENT CHECK 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
JAM Aaaress - Accnowledgement VerifoPointer X X X x x x x I I 
Read Memory X X X 
C (Mem)--> Accum X 
C.(Mem)--B Reg. X 
Increment Accum + 1 X 
C (Accum)-Lnmory X X X 
Write Memory X X 
Set Accum = 3 X 
f Compare C(B Reg.) with C(Accum) X 
Prog.'Address - Priority 4 Out Seq. IA(B = e x 
NO-OP 
C(B Rego)--tAddress Reg. f 
C 
C( 
.IG)$&3-ck 
I g -7 3] X 
x 
[or B R og.3Ak= ] 
Clear Accum X 
Increment Accum C(B Re-g.)> 3 ° I -f 
C (Accum)--Memory x X 
Write Memory X X 
Increment Inst. Reg. x 
Read Prog. Memory jX 
PRIORITY 4 ACKNOWLEDGMENT CHECK (con't) 
1 2 3 4 5 6 7 8 9 0 1 12 13 14 15 16 
JAM Address - Priority 4 Output Pointer ,X X 
Read Memory 
C (Mer) -- Accum -
X X X 
X 
JAM Address - Acknow, Pointer X X X 
( 
Read Memory 
C(Memory)---B Reg. 
Compare C(ACCUm) C(B Reg.) 
NO-OP (Until Next Tel. Ack.) 
NO-OP - Sequence Complete 
I 
If 
C(cu ) 
(A:,eu ) = 
X X 
C(B Reg 
C (B Reg 
X 
X 
X 
X 
X Pri rit2 4 1nt. Flag 
Prog. Address - End of Message Ack If (Azcul ) = C(B Reg )o riqrit 4 lIt. Flag X 
(Next Acknowledgement) 
FIGURE 3.7.5.1 
PRIORITY 4 ACKNOWLEDGEMENT CHECK - END-OF.4ESSAGE WORD 
1 2 3 4 5 6 7 8 9 10 11 12 18 14 15'16 
NO-OP Xi c =~ 
JAM Address Priority 1 Word Counter X X X x X X 
Read Memory X X X 
C (Memory)--­>Accum X 
Set C(B Reg) = 4 X 
Compare C (Accum) . C (B Reg) x 
End-of-Message-->Data Bus X (If (B Re) C Accjm) 
NO-OP X If (B Reg,) (A cum) 
Increment Accum 1 x 
C (Accum) > Memory X x x 
Write Memory X X 
Increment Inst. Reg. X 
Read Prog. Memory J X 
?RIORITY 4 ACKNOWLEDGEMENT CHECK - END-OF-MESSAGE WORD (con' t) 
JAM Address - Priority 1 Input Pointer 
1 
X 
2 
X 
3 
X 
4 
X 
5 
X 
6 
X 
7 
X 
8 
X 
9 01 12 13 14 
I 
15 16 
Read Memory x x 
C (Mem)-Accum - X 
C(Yem)->B Reg. X 
Increment Accum I x 
C (Accum)--Memorj X XX 
Write Memory X X 
C(B Reg.)-Address Reg. X 
End-of-Message Word--> Memory x x x 
Write Memory X X 
NO-OP X 
FIGURE 3.7.6 
PRIORITY 4 VERIFICATION CHECK 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Program Word 1 
Jam Address - Priority 4 Time Tag X X X 
Read Memory XX X 
C (Memory)-tAccumulator X 
C(Tel. CTR ki)-*B Reg. X 
Compare C(Accumulator) - C(B Reg.) X 
No-Op X if (B Reg (Accum.) 
Jam Address -.Verification Pointer . X X X 
Read Memory xX X 
C (Memory)--;Accumulator X 
C(Memory)-tB Reg. X 
C(Accumulator)-Address Reg. X 
Increment Inst. Reg X 
Read Prog. Memory -- I -­ ___ l X 
PRIORITY 4 VERIFICATION CHECK (con't) 
1 2 3 4 5 6 7 8 9 0 1213 14 15 16 
Program Word 2 
Read Memory x x x 
C(Memory)-Accumulatbr X 
Check Accumulator Tag Bit for "1i X 
Prog. Address Re-Trans. Sequence i- Tag Bit = 1 Non-verify Flag X 
U 
increment Inst. Reg. 
Read Prog. Memory 
if TagI Bit = 1 -on-Verify Flag X 
Prog. Address - Prio. 4 Non-Verif. Seq. if Tg it = 0 
PRIORITY 4 VERIFICATION CHECK (con't) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
Program Word 3 
Jam Address - Starting Location X X X X X X X X 
Read Memory X X X 
C(Memory)--*Accumulator X 
Increment 1 X X 
C(Accumulator) Memory X X X 
Write Memory X X 
o9 C(B Reg.)- Accumulator x 
Increment Accumulator 1 X X 
Jam Address - Verification Pointer x x x 
Write Memory X x 
C(Accumulator)->Memory X X X 
Increment Instruction Reg. X 
Read Prog. Memory X 
PRIORITY 4 VERIFICATION CHECK (con't) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Program Word 4 
Jam Address - Output Pointer X X X 
Read Memory x I I I 
C(Memory)-iAccumulator X 
Compare B Reg. with Accumulator IX 
Set Buffer Empty Flag X if C(B Reg. = C(Accum) 
No-Op x 1 itI ' , 
Jam Address - Priority 4 Time Tag XI X X1 I 
UJ Read Memory XX X 
C(Memory)--4Accumulator X 
Increment Accumulator 1 X X 
C(Accumulator)->Memory X X 
Write Memory X X 
Read Prog. Memory Word 
PRIORITY 4 VERIFICATION CHECK (con't) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Program Word 5---
Set Non-Verify Flag X 
Jam Address - "No.of Words" Location X X X X X X X X X 
Read Memory X X X 
C(Memory)--fAccumulator X 
Increment Accumulator 1 X X 
C(Accumulator)--*Memory X XX 
Cc~ Write Memory X x 
C(B Reg)--Accumulator X 
Increment Accumulator 1 X X 
Jam Address - Verification Pointer X X X 
Write Memory x x 
C(Accumulator)--Memory X X K 
Read Prog. Memory Word 4 x 
FIGURE 3.7.6.1 
PRIORITY 4 VERIFICATION CHECK 
(RETRANSMISSION SEQUENCE) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Program Word 6 " a 
Jam Address - Header Location X X X 
Read Memory X X X 
C(Memory)->Output Buffer X 
Increment Instruction Reg. X 
No-Op X 
Read Program Memory (if Buffer Empty) X 
PRIORITY 4 VERIFICATION CHECK 
(RETRANSMISSION SEQUENCE) (con't) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Program Word 6 - b 
Jam Address - Starting Address X X X 
Read Memory X X X 
C(Memory)->Output Buffer X 
Increment Instruction Reg. X 
No-Op X 
Read Prog. Memory (if Buffer Empty x 
PRIORITY 4 VERIFICATION CHECK 
(RETRANSMISSION CHECK) (con't) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 1,6 
Program Word 6 - c 
jam Address - No. of Words Location X X X 
Read Memory X X X 
C(Memory)-Output Buffer X 
C(Memory)--,,B Reg. X 
, Increment Instruction Reg. X 
jam Address - Retrans. Start Location X X X X 
Read Memory X x X 
C (Memory)->-Accumulator X 
C(Accumulator)->Address Reg. x 
Increment Instruction Reg. X 
No-Op X
 
Read Prog. Memory (if Buffer Empty)
Read x
1 

PRIORITY 4 VERIFICATION CHECK 
(RETRANSMISSION SEQUENCE) (con't) 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 i5 16 
Program Word 6. - d 
Read Memory x x x 
C(Memory)--tOutput Buffer X 
C(B Reg. )--+Accumulator X 
Decrement Accumulator X X 
Check Accumulator for Zero X 
No-Op . IfC (Acum) =O X 
Read Program Word I X 
C(Accumulator)--*B Reg. X 
C(Address Reg. )-"PAccumulator X 
Increment Accumulator X X 
C(Accumulator)-­>Address Reg. X 
No-Op X 
Read Program Word 6 - d (if Output Buffer Empty) x 
4.0 	 CODING TECHNIQUES - IMPLEMENTATION COMPLEXITY VS.
 
PERFORiMANCE
 
4.1 	 INTRODUCTION
 
After some preliminary screening, four basic coding
 
techniques were selected for further, more detailed,
 
consideration; vis., BCH codes with algebraic decoding;
 
projective and Euclidean geometry codes with threshold
 
decoding; concatenated algebraic codes; and convolutional
 
codes with Viterbi decoding. The following sections
 
summarize the results of these investigations.
 
4.2 	 ALGEBRAIC AND THRESHOLD DECODABLE CODES
 
4.2.1 Block Code Decoding Strategies
 
The most important techniques for decoding random-error­
correcting block* codes can be divided into four basic cate­
gories:
 
(1) 	Maximum-likelihood decoding
 
(2) 	Algebraic decoding
 
(3) 	Threshold decoding
 
(4) Probabilistic decoding
 
The first of these techniques is optimum, i.e. minimize the
 
probability of a decoding error, but is easily eliminated from
 
further consideration for the present application on the basis
 
of the complexity of the resulting decoder. The limited
 
applicability of the fourth decoding method combined with its
 
random decoding delay make it generally unsuitable for the
 
command system application also. The other two methods,
 
however, both merit further consideration. Both approaches
 
lead to decoders-which can be practically implemented, at
 
least for some codes.
 
* The present discussion is limited to block code decoding 
methods. Convolutional coding schemes, and in particular
 
the Viterbi decoding algorithmr will be examined subsequently.
 
[he codes which are most compatible with the algebraic decoding
 
nethod (in particular, the -BCH codes) and those which are best
 
adapted to majority logic decoding (the projective and Euclidean
 
jeometry codes) are too similar for practical block lengths
 
(BCH

to allow us to eliminate one method in favor of the other. 

codes generally have a greater minimum distance for a given word
 
length and redundancy than do projective and Euclidean geometry
 
On the other hand, the threshold decoding algorithm,
zodes. 

unlike most algebraic algorithms, provides some error correction
 
capability beyond the minimum distance of the code, so these two
 
effects tend to cancel each other.)
 
Since it does not seem possible to select in advance either
 
the algebraic or the threshold decoding method over the other,
 
therefore, both methods, and the codes associated with them, will
 
be considered here. The approach-will be to determine the 
perfor­
mance attainable using two techniques, to select those codes
 
associated with the two methods which best meet the system 
objectives
 
and to compare the resulting decoders in
 (if such codes exist), 

terms of their complexity.
 
The more information supplied to the decoder concerning
 
the identity of the successive channel symbols, the more
 
Ideally, the input
reliably it should be able to decode. 

to the decoder should be a sequence of real numbers, each
 
number corresponding-to the likelihood that a particular
 
a "one" or a "zero". Generally, a decoder
channel symbol is 

designed to exploit such information would be unacceptably
 
complex. (Several exceptions to this statement will be
 
discussed later.) A compromise between the desire to design
 
the decoder to utilize-more information about the received
 
symbols'and the desire to keep its complexity to a minimum
 
is afforded through the use of erasures. That is three
 
rather than two demodulator outputs are recognized, a "one'
 
a "zero", and an "erasure". The latter output occurs when
 
the received symbol is not sufficiently like a "one" or a
 
"zero" to be identified with either.
 
Both algebraic and threshold decoders are able to accommodate
 
erasures with little increase in complexity. Moreover, it is
 
possible, and potentially advantageous, to place thresholds (not
 
to be confused with the internal threshold decoder thresholds) on
 
the number of observed errors and erasures which are to be
 
tolerated before a decoded word is rejected as too unreliable.
 
To be more specific, suppose any two code words in an (n, k)
 
code dictionary (n=word length, k=number of information bits per
 
code word) are separated by a guaranteed minimum Hamming distance
 
d. Errors -only decoding algorithms are based on the fact that
 
if a received n-tuple is found to differ in ne bit positions
 
from a true code word, and if ne 2 I (the square brackets denoting
 
the integer part of the enclosed fraction), then it must
 
differ in at least d-ne > ne positions from any other word. Since
 
one code word is therefore uniquely closest to the received
 
n-tuple it presumably represents the word most likely transmitted.
 
Similarly, in the case of erasures-and-errors-decoding, any code
 
word differing in[d-.-lI or fewer positions from a recieved n-tuple
 
containing nr 1 2 erIsures must clearly be uniquely closest
 
to that n-tuple. Since such a word again represents the best guess
 
as to the transmitted code word, the decoder uses this as the basis
 
for its decision. (If a received n-tuple contains d or more
 
erasures, generally no attempt is made to decode it.)
 
An obvious generalization on this strategy, useful when repeat
 
requests are possible, is to recognize the decoded n-tuple
 
as a valid code word only if this code word is sufficiently "close"
 
to the origindl n-tuple. That is, let do be defined as the error­
correction distance and dl as the erasure-correction distance. A
 
decoded word is now to be accepted as valid only if the n-tuple
 
which gave rise to it contains fewer than di erasures and only if the
 
number of unerased positions in which the two n-tuples (the received
 
n-tuple and the code word closest to it) differ is d-
 i 
or less. When do=d=d this modified strategy is equivalent to the
 
conventional erasure-and-error-correction decoding strategy. When
 
do=d=1, either an erasure or an error results in rejected code
 
word7 i.e. the code is used as an error-and-erasure-detection code
 
only, For intermediate values of do and d1 some error and erasure
 
patterns are corredted while others are considered too extensive for
 
reliable correction and a repeat transmission is requested. This
 
added flexibility in the decoding strategy is achieved at little
 
cost in complexity provided a repeat request capability is already
 
available. Yet when, as here,a code word accepted in error is
 
immeasurably more serious than a rejected one, this additional
 
degree of freedom in the decoding strategy is clearly well worth
 
investigating.
 
Section 4.2.3 of this report outlines a procedure for
 
boundina the Derformance of this qeneralized decoding strategy
 
as a function of the parameters d and d It is important to
 
note that for this purpose the threshold and algebraic algorithms
 
are essentially identical. Both can be designed to correct ne
 
errors and n erasures so long as nr<dl and n , d n with 
r L 2
neither d nor d exceeding the guaranteed minimum code distance d.
 
-The fact that threshold decoders can sometimes correct more than d
 
errors will have neglible effect on the results to be derived there
 
(which, in any event are only upper bounds on the actual error and
 
rejection probabilities). Bpefore these bounds can be devPlnpe
 
however, it is secesar",to discriminate between erasures and
 
non-erasures. This is the subject of the next section.
 
z- t' 
-x 
4.2.2 -Erasure Techniques
 
As mentioned ih the preceeding paragraphs, an important parameter
 
in examining the effectiveness of various coding schemes is the
 
erasure threshold. If a received bit is too enmeshed in noise to
 
be identified as either a zero or a one with ant degree of reliabi­
lity, it may be advantageous to treat it as completely unknown,
 
that is, as an erasure. Most error-detecting and error correcting
 
decoding algorithms can handle erasures with virtually no increase
 
in complexity, a statement which does not generally apply it more
 
than three output symbols are recognized i. e. if the output of
 
the bit detector is quantized into more than three levels.) Since
 
increasing the number of quantization levels from two to three can
 
be quite effective in reducing the probability of a rejected or
 
erroneously accepted command, therefore, the technique is well
 
worth considering.
 
The question consequently arises as to the most effective
 
method for introducing erasures. Perhaps the most obvious
 
method is, implied above, simply to define a threshold y
 
and test the bit detector output x against this threshold if
 
>Y accept the received bit as a one; if x < - y, accept it
 
as a zero; and if -Y Y, call it an erasure. It will be noted
 
however, that this method is quite sensitive to the signal level.
 
If x is kept constant, for example, and the signal level drops,
 
the percentage of erasures could rise precipitously even when the
 
signal-to-noise ratio remains unaltered. For this reason, a se­
cond method was considered whose performance depends only on the
 
signal-to-noise ratio, not on the individual signal or noise level.
 
This method involves sampling the bit detector output several,
 
say k, times during a bit period. If A{ or more of these samples
 
are larger than the preceeding sample ( or greater than zero in
 
the case of the first sample) the bit is called a one. If I or
 
more of the samples are less than their predecessors (or less than
 
zero for the first sample) it'is called a zero. Any other event
 
is identified as an erasure. (This scheme, with k = 5, will be
 
recognized as the method used in the Apollo command link.)
 
After some consideration, it was condluded'that the first
 
of those two methods is preferable. The reason is that the
 
major objection to the first approach, its signal-level depen­
dence, is almost completely nullified if the receiver has an
 
automatic gain control (or even a hard-limiter)as will presumably
 
be the case. Moreover, the second method, in effectively converting
 
each bit into a number of sub-bits, will result in signifi­
cantly less reliable decisions than the first. The mathema­
tical details supporting this conclusion follow.
 
4.2.2.1 The Threshold Method
 
Let p and -p be the expected outputs of the bit detector
 
when the received bit is a one and a zero, respectively, let
2
 
a be the variances of this output, and let Y be the threshold,
 
as previously defined. Then, if the perturbing noise is
 
Gaussian,
 
p = pr (bit error) = pr(bit error J"one" transmitted)pr("one")
 
+ Pr (bit errorl"zero" transmitted)pr ("zero") 
-Y 2 
2a2
e dx = l-erfr _jand (la) 
q =pr(bit erasure)
 
2
 
f Y 111_ 

+Yj.-2 e 2a2 dx = Lerf (lb)
T -2Y tj I'- \ _erf 
Both p and q are plotted in Figui-e 2.1, for several values of 
y/p, as a function of R = I12/2a 2 = E/N0 the ratio of the bit 
energy to the single-sided (white) noise spectral density. The 
signal level dependence mentioned earlier is quite apparent here. 
Suppose, for example y/ were originally equal to 1, but that the 
receiver amplitude gain dropped by a factor of two. Then if y were 
kept constant, y/a would double, and essentially half of all re­
ceived bits would be erased at all signal-to-noise ratios of int­
erest. Thus, most practical decoding algorithms would result in the 
rejection of nearly all received commands. 
Ideally, y/P should be kept constant so that the fraction 
of erasures is not affected by a change in the signal level. This 
tv6 
Figure 4,.l Bit Error and Erasure Probabilities 
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R 
would entail a procedhre for estimating the current signal level
 
and adjusting the threshold accordingly. While this is not
 
-difficult to d, it is in effect accomplished automatically if the
 
receiver 	is equipped with an automatic gain control (AGC).
 
An ideal 	AGC receiver has the property that the output power,
2 2 
o + 2o,is kept constant regardless of the input signal and
 
noise power levels, 2, and ai'2 respectively. !Thus, the receiver
 
power gain is G = ( o)G2 with c a constant which, with no
 
loss in generality, will be set equal to 1. Then if the input
 
signal level is pi, the output level is
l
G; ( + CE2/li2}G1J C 1 I' 
2 2 
and depends only on the signal-to-noise- ratio 'i/a1 , not on the 
signal itself, Thus, y/p will remain constant, independent of the
 
input signal or noise levels so long as the signal-to-noise
 
ratio R = pi/ 2ci stays fixed. The threshold will change slightly
 
with the 	signal-to-noise ratio, of course, but this will have a
 
minimal effect. The ratio y/p at R = , for example, is smaller 
than that at-R = I by a factor of only (2/3) The effect of this
 
change in threshold is that, as the signal-to-noise ratio decreases
 
the erasure probability decreases slightly faster, and the error
 
probability slightly slower, than they would otherwise. In many
 
cases this will actuallv be a desirable situation, but in any
 
event it 	is not very significant.
 
4.2.2.2 	The Sub-bit Decision Method
 
If each bit is divided into k sub-bits of equal duration, the
 
probability qf an erroneous decision concerning any one of these
 
sub-bits 	is 
1 1j erf k) ] with R as previously defined. If a bit 
is interpreted as an erasure unless at leastS >k/2 sub-bits are in
 
agreement, the probability of a bit error is
 
(!-rlirk-i
 
p = F(k,,r)=. ()l 	 (2a)( -r) r 
i = o r 
while the erasure probability is 
l-F(k, R , r)-F(k,s ,I-r) 
It is apparent that k,would have to be moderately large if a sut­
ficient error/erasure tradeoff is to exist. (e.g. If k = 3, 
= 1 	 C2b) 
---
S must equal either 2 or 3. In the first case erasures could 
never occur; in the second, they would occur with a generally un­
acceptably large probability.) 
To assess the cost of making sub-bit decisions, consider the 
error probability when k is odd and - - k + 1( i° erasures.) Then,2
 
when R is large
 
r-	 e-r/k 
2( 	 +r/k(3a)k
 
k + 1 

and 

2 r 2 k 4 (4R)k 	+ 1 (3b) 
2 
Thus, even for k 5, the error prabability behaves asymptotically
 
as though the signal-to-noise ratio R were decreased by a factor
 
of 3/5, and this factor is a decreasing function of k. This
 
strongly suggests that a rather sizeable penalty would be paid, in
 
terms of the effective signal-to-noise ratio reduction were
 
the sub-bit decision procedure to be used. This fact, combined
 
with the fact that the threshold method is considerably easier
 
to implement, seems a sufficient reason for eliminating the sub­
bit decision scheme from further consideration.
 
4.2.3 	 Decodinq Error Probabilities and Some Bounds 
Let p be the probability that a binary code symbol is 
received in error [ i.e. p = Pr (1 received 10 transmitted) 
= Pr (0 receivedj 1 transmitted)] and let q be the probability 
that a received symbol is identified as an erasure. Then, if 
d denotes the guaranteed minimum distance separating any two 
n-symbol code words, and do and d, the error and erasure 
correction distances, respectively, as defined in the previous
 
section, the probability Pe of a decoding error is overbounded by
 
i() ­
i = 0 j = o
 
d -I1 .r n 	 n-- (1)'3n 
where r p/(l-q) is the probability of an error given
 
that the symbol in question was not received as an erasure and
 
the square brackets denote the integer part of the enclosed
 
quantity. This bound follows because an error is committed only
 
if 	the number j: of erasures is less than dI and, at the same
 
time, the number of non-erased symbol errors exceeds*[d- L ]I 
kn 	error may ndt result even if both of these events take place,
 
3o 	this is indeed an upper bound on P Similarly, the proba­e 
bility Pe + P of either a word error or h rejected word is 
n rijd1- I n% , 

-Pe + Pr -q in ( -q)fn i n-) rj(l-r) n - i - j (2) 
-
1 
3ince a word is correctly received if and only if**the number i
 
Df 	erasures is less than di and the number of errors does not
 
axeeed E(do0 - i-l)/2] . 
If bi-phase PSK modulation is used, as will be assumed here,
 
p and q are as defined in equation (1) of the preceeding section
 
For present purposes these probabilities are most conveniently
 
expressed in the form
 
p = {-- erf PI. a+ 91 (3) 
q = erf (il + 0)) -erf(faR(le)) 
where R denotes the ratio of the signal energy to the noise
 
spectral density and 0 the erasure threshold (with 0 = 0
 
corresponding to no erasures and 9 = 1 to an erasure probability
 
of .) 
A computer program has been written to evaluate
 
both Pe and Pr as a function of n, d, do, d1 , R'and 9. Since
 
these probabilities are functions of so many parameters, however,
 
it is clear that an evaluation of all possibilities would be a
 
formidable task even for a computer. It is therefore of interest
 
to develop bounds on both Pe and Pr which are analytically more
 
tractable. With the aid of such bounds, the optimum values of
 
* 	 If ih d , this number of non-erased symbol errors need only
 
exceed °d-i-l.
 
'"The only if portion of this statement may not be true for
 
Some threshold decoding algorithms. In this case this expression
 
provides an upper bound on Pe + Pr.
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these various parameters can at least be estimated, thereby
 
significantly reducing the number of cases td'be investigatec
 
on the computet.
 
One method for bounding error probabilities which turns out
 
to be effective here is to use the so called Chernoff bound. This
 
bound is based on the simple observation that
 
n 	 n s(i-m) 
Z e frf.i (4a) 
i= m 	 i = 0 
for any set of non-negative summands fi and for any m, 0 mn,
 
and any s O. Similarly, under the same conditions,
 
m 	 m -t(i-m) (4b)
 
•fi 	 e fi
 
i= 0 	 i= 0 
for any t 0.
 
To apply this bound to the present problem, let ne denote
 
the number of symbols of a code work received in error, and let
 
nr denote the number of erased symbols. Then
 
( (5a)
P Prob 2n e > 2d-do-nr, n r < a1 
and 
P+ P r Prob{ 2n. d - n ar n d 1 
(5b):Prob2ne d-nr + Prob nr d1 7 dI<d0 
Prob 2n do-nr 7 	 dd 
Using the Chernoff bound then yields
 
t(d1 -1) -s(2d - (d 0 -) n -tje s(2i + j) 
e e e E P e Pr(ne=i,nr=j)
i 0 jr
=J 0 	 (6) 
/ /
 
But Pr (ne=i,n =j) =C'?) qJ(1 q)f-(nlJ)rl(i-r)n-3­
with r as previously defined. Thus, it follows after some manipulatio: 
that P0 s>01t, O exp -n2 d/n s(do-L-- (s,t)j (7) 
t_ n n . 
-where p(s,t) loge (pe2s + qe s t + l-p-q) 
That P is bounded by the minimum over all non-negative s 
and t of the expression on the right is obviously true since 
it is overbounded by that expression for any specific non-negative
 
s and t.
 
Similar manipulations establish that
 
P r ( dPe + Po ) + P (d o)1 (8) 
where
 
Po() = min expQ-n [ sdo­
o 0 s n. vs~ 
s s
with V(s) =.loge {pe2 + qe + 1-p-q 
P (dd) = s [On 0an min exp -n [, -,d~ 0 s j<dO 
with 
(s) = loge Lqes + l-q] 
.2 ­
The ultimate goal, of course, is to find the tbreshold e 
and the error and erasure distances which, for given values of 
n, d, and R, minimize P subject to the constraint that 
18 r
Pe 10-18" Since the above bounds are considerably more
 
tractable than the earlier expressions for Pe and Pr' the obvious
 
suggestion is to find the values of Gdoand d1,whicb minimize the
 
bound on P subject to the condition that the bound on P not
 
exceed 10 - 8 The Chernoff bounding method is known to yield
 
very tight error probability bounds, especially when, as here
 
the quantities being bounded are small. Thus, the results
 
obtained in this way should provide an excellent estimate of the
 
true optimum values for 0, do, and d.,
 
Several approaches are possible at this point. Since the
 
bounds on Pe and Pr are to be minimized with respect to s,t,G0,d
O 
and dl, the minimization could be carried out in any of several 
orders. The generally most tractable approach seems to be first 
to minimize the bound on Pe with respect to s and t. Doing this 
yields 
P exp-n 6 + 1oge{ +[(i- g) 
8 -'-+- 611-p--q6 (g) 
+ (a °+ui 
_1o% + 1 
2 I 81legq
 
d -i 4 -1 
where 6d/n, 80 81 n 'and the following inequali­
ties are assumed satisfied:
 
- 2 i-6 + 6o- 61 
2 
P 1-p-q (10) 
and 6- 60 + + 60­
2 ( ) 22 

p I-p-q q
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(As a consequence, the inequality
 
S61
 
8- (8 +6--1_)6-CP6p
 
'2 
must also be satisfied.)
 
If these inequalities are not all satisfied the bound
 
is tightest either for t = 0 or for s = 0 (or boh). Equating
 
t to zero is equivalent to bounding Pe without taking into
 
consideration the possibility that the number of erasures could
 
equal or exceed the erasure correction distance d In this
 
case, the bound becomes
 
Pe s nin exp f-n [s(2d/n d°)(s (ii)e S O C n 
with v(s) as previously defined. In contrast, the bound resulting
 
when s 
 0 is that which would obtain if word errors were prevented
 
onl by the number of erasures equalling or exceeding dj. his
 
latter case is obviously not of interest. The best upper bound on
 
Pe (eqn.7) will clearly result either when the inequalities (10)
 
are satisfied or when t = 0. A computer program has also been
 
written to evaluate the exponent in equation(9)
 
as a function of 6,6o0611 Rt and 6, and to indicate the regions
 
of these parameters for which the solution is valid. 
It will be
 
noted that this approachrequires considerably less computer
 
time than does an evaluation ot ther error probability expression (1)
 
over the same range of parameters. Moreover, these results
 
krovide considerable insight into the optimum relationship between
 
the various parameters of concern.
 
Even if the tightest bound on Pe does not occur when t = 
0, the
 
resulting bound (equation ii) is nevertheless a valid one. When t = 0
 
and dod, the bounds of interest are
 
P.) trinP [ (2d -d+l)1 (12)
 
s !o n
 
d
 
andanPe+r+P :mins ,o P(Sn)
 
with P(s,x) = exp-n [sx-v(sj1
 
and with v(s) as previously defined, (cf. equnso (8) and (11).
 
q-1Y
 
Thus, under these conditions, bota nouns are oz the z=ot 
form, and, infact, reduce to the form encountered for error­
and erasure-correction-only decoding.* In contrast to the
 
situation earlier r it is convenient to minimize these bounds
 
first with respect to 0 and then with respect to s. Minimizing
 
p(s,x) over 0 is equivalent to minimizing v(s) , or more con­
V(s)S(s) 
veniently e over e. But as is readily verified, e is
 
minimized with respect to 0 when 0 = s/4R'. Further, when both
 
p and q are small, as they must be here, they can be closely
 
approximated using the first two terms in the asymptotic expansion
 
of the error function:
 2
 
-x 
erf x = 1 -e 
xrTf
 
using this approximation yields, * when 0 = s/4R',
 
)V(s), X- (R-s exp 2-- +R'-3 s > 4R'(3-22) (14) 
e = T 
1 S < 4R' (3-2- ) 
Accordingly, since v(s) is constant for s! 4R' (3-2V 2), and 
since its derivative with respect to s exceeds unity for s
 
= 

s >4R' 3-2/51, P[s,x) is minimized for x . 1 when s 4R' (3-2155,
 
in which case P(s,x) assumes the especially convenient form
 
P(sopt,x) = -nx 4R'(3-2FlY L e- 687k x R\(15) 
e -P(x) (5
A 
where R = (n/k) R' is the ratio of the signal energy per 
information bit to the noise spectral density.
 
G. D. Forney, Jr., "Generalized Minimum Distance Decoding",
 
IEEE Transactions on Information Theory, IT-12, p. 125, 1966
 
In summary, we have established the-following convenient
 
bounds:
 
p 4 p( 2 d do-l 
e n n (16) 
P + P <do) 
e r n 
- 68 7k x R
where P(x) = e
 
Since the two approximations used in arriving at this result, the
 
Chernoff bound and the asymptQtic expansion of the error function,
 
are both known to be quite accurate over the range of interest
 
here,these bounds should be quite tight provided.that the effect
 
of equating t to zero in equation(7) is not unduely restrictive.
 
In any event, equation (16) provides good, and extremely
 
convenient, bounds-on the word error and rejection probabilities.
 
These expressions will now be used to provide a preliminary
 
screening of the various error-correcting codes which appear
 
to merit further consideration.
 
4.2.4 Choice of codes and Their Performance
 
4.2.4.1 A Preliminary Screening
 
As-mentioned earlier, two block code decoding techniques,
 
algabraic decoding and threshold decodingg are being considered.
 
The best known class of algebraically decodable codes are the
 
BCH codes; the best known classes of threshold decodable codes
 
are the projective and Euclidean geometry codes. Codes in both
 
of these categories which have been selected for further consi­
deration are listed in Tables 4.1 and 4.2. The selection was
 
based on the following considerations: (1) Each code word should
 
represent an integer multiple of 18-bit command message, or
 
conversely, each command message should be encoded into an inte­
gral number of code words; i.e. the number k of information bits
 
per code word should either be an integral multiple or an inte­
gral divisor of 18. (2) Codes with rates k/n approaching 1/10
 
impose unreasonable bandwidth requirements on the command link
 
and should be considered only if the desired performance cannot
 
be achieved using higher-rate codes. (3) Code word lengths n
 
exceeding 127 would lead to overly complex decoders and should
 
therefore also be excluded from consideration, again unless the
 
desired performance cannot otherwise be attained.
 
No projective or Euclidean geometry codes having word lengths
 
n ! 32 are shown in Table 4.2, since all such codes are also BCH
 
If one of these codes were
codes and are included in Table 4.1. 

to be chosen for the command system, either of the two decoding
 
algorithms might be used. The codes in these tables, incidentally
 
are in most cases shortened versions of a longer code. That is,
 
if there exists a code having the parameters n,k,d, there also
 
exists a shortened code having the parameters n-4,k-/, d, for
 
any integer.'. The purpose of shortening, of course, is to
 
achieve -avalue of k satisfying condition (1).
 
TABLE 4.1 
n k 
3 1 
3 2 
6 3 
7 3 
13 9 

13 3 

14 6 

19 9 

23 18 

24 18 

28 18 

29 9 

31 6 
32 6 

62 6 

62 9 

63 18 

63 36 

123 18 

124 54 

127 36 

SELECTED 
d 
3 
2 
3 
4 
3 

7 

5 

6 

3 
4 
5 
11 
15 
16 

31 
27 
21 
11 
47 

23 

31 

(SHORTENED) 
do 
x 
x 
x 
x 
x 

x 

x 

x 
x 
x 
x 

x 
x 

x 
x 
12 
7 

35 

23 

31 

BCH CODES 
-lg 1 0 Pr 
x 
x 
x 
x 
x
 
x
 
x
 
x
 
x 
x 
x 
x
 
x 
x
 
x 
x 
6.9
 
7.9
 
10o5
 
<18
 
<18
 
TABLE 4.2 SELECTED (SHORTENED) PROJECTIVE
 
AND EUCLIDEAN GEOMETRY CODES
 
n k d d L -logI0Pr
 
33 18 5 x 2 x 
57 36 7 "1 4 1.29 
58 36 8 2 3 2.4 
59 18 15 2 3 1.31 
60 18 16 4 2 2 48 
60 54 3 x 5 x 
62 36 9 4 1 4.8 
64 36 10 5 1 5.6 
70 54 6 1 2 1.5 
79 18 22 6 1 2 92 
116 18 31 6 3 1.89 
117 18 32 8 2 2.53
 
124 54 15 10 4 8.6
 
125 54 16 12 3 8.7
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The other columns in Tables ,4.1 and 4.2 indicate the
 
maximum error correction distance d0 which still results in an
 
error probability not exceeding 10-18 when R = 6.845 (so that
 
the uncoded error probability is 10-4), the base 10 logarithm
 
of the rejection probability P for that value of d0 (cf.
r 
equation (16), Section 4.2.3)and a threshold decoding parameter
 
L. An x in the do and -logl0 Pr columns reflects the fact that
 
in these cases, the acceptable error probability is exceeded
 
regardless of the value of do. The parameter L denotes the
 
number of threshold stages needed in the threshold decoder.
 
Consequently, L is a measure of the decoder complexity, the
 
number of logic elements being approximately exponentially
 
proportional to L. (cf. Section 4.2.5.2)
 
Tables.4.1 and 4.2 immediately suggest several interesting
 
conclusions: (1) An acceptable word-error probability may be
 
maintained provided the code word length n is sufficiently long;
 
possibly even for an n on the order of 60. (2) The attainability
 
of the desired performance is amazingly independent of the ratio
 
k/n, the code rate. (3) The rejection probability Pr actually
 
decreases as the code rate k/n increases, provided the rate is
 
not so high as to preclude the attainment of the required error
 
rate. In short, acceptable performance seems to be relatively
 
easily attained (under the conditions postulated here) provided
 
the code word length is on the order of 60 or greater.
 
The question as to whether a block length of 60 is actually
 
sufficient to achieve the desired end still remains unresolved, 
however. This is because the above conclusions were obtained ­
using only approximations to the error and rejection probabilities. 
Nevertheless, these results do provide a guide as to the more
 
promising code parameters for further investigation. The
 
results of this more detailed investigation follows.
 
4.2.4.2 Exact Results
 
Computer programs were written for evaluating the exact
 
expressions for the probability of a word error and a word
 
rejection (equations (1) and (2) Section 4.2.3) and for
 
evaluating bounds on these values (equations (9) and (11)
 
and (12) of the same section).
 
Selected portions of the print-out of these programs are
 
included as an appendix to this report and the results of­
greatest interest are summarized in Table 4.3.
 
On the basis of these results one comes to the following
 
conclusions:
 
(1) Although it is possible to achieve the goal of a 10
 
word error probability when the signal-to-noise ratio is such
 
that the uncoded bit error probability p is 10' 3, the length
 
n of a code word needed for this purpose must be on the order
 
of 127 or greater. However, when p = 10- 3 and n 127, the word
 
rejection rate at the desired 10-18 word error probability will
 
be unacceptably large regardless of the code and decision
 
criterion used. Thus, satisfactory results are attainable when
 
the uncoded bit error probability is 10-3 only when codes of a
 
word length n- 255are used, a word length which would probably
 
entail unacceptably complex decoders.
 
(2) When the signal-to-noise ratio is such that p = 1.6x1 0-4
 
codes with word length n 63 are sufficient to achieve a 10
-1 8
 
Table 4.3 
SELECTED ERROR PROBABILITIES AND BOUNDS 
(p = 1.6 x 10 - 4) 
n k d do=dI e -logl0Pe bound 1 bound 2 -l0gl0Pr 
63 18 21 5 1/8 17.66 15.91 115.30 0.46 
63 36 11 3 1/8 17.73 15.94 14.98 1.46 
1/6 19.02 16.27 15.92 1.30 
5 1/4 17.48 13.09 14.04 1.97 
64 36 10 3 1/4 18.73 12.67 15.09 0.80 
127 36 31 11 1/8 17.72 16.17 15.60 0.71 
15 1/4 17.24 13.56 14.47 0.92 
124 54 23 14 1/8 17.09 15.91 - 4.56 
1/6 17.39 16.03 - 4.32 
1/4 18.08 14.74 15.11 3.28 
word error probability but again only when the word rejection
 
probability is relatively large. (The (63,36) codes with
 
an error-correcting distance do = 5 and erasure threshold
 
o = 4 achieves an error probability of nearly 10-18 with
 
2
a word rejection probability of approximately 10- . Thus,
 
only about one command in 100 would have to be retransmitted,
 
a generally tolerable situation.)
 
(3) In general the codes having a high information ratio
 
k/n outperform those having lower rates under the conditions
 
postulated here. Thus, several commands (2 or 3) will have to
 
be coded as one code word for best performance. The (127,54)
 
BCH code, for example, achieves the 10-18 error probability
 
with rejection probability of 10- 3 or less.
 
(4) The word error probability bounds of equations (ii)
 
and (9) section 4.2.3 (bounds 1 and 2, respective­
ly in Table 4.3) are sufficiently tight to be used for preli­
minary screening purposes. Although bound 2 is sometimes better
 
than bound 1, the difference is never dramatic, and the relative
 
simplicity of the latter bound, particularly when approximated
 
as in equation (15), makes it generally preferable for this
 
purpose. (The blanks in the bound (2) column of Table 4.3
 
correspond to cases in which the conditions of equation (10) are
 
violated and hence in which the bound is invalid.)
 
It will be noted that the approximate results listed in
 
tables 4.1 and 4.2 of the Preceeding section are slightly optimistic.
 
4--.2
 
4.2.,5 Algebraic (BCH) and Threshold Decoding Algorithms
 
This section'outlines the algebraic'and threshold
 
decoding algorithms in-sufficient detail to allow an accurate
 
estimate of the complexity of the required decoders. This
 
information -combinedwith the results of the previous section
 
will 	then provide the desired performance versus complexity
 
information needed to arrive at the most efficient solution
 
to the problem at hand.
 
4.2.5.1 	The BCH Decoding Algorithm and Its Implementation
 
The decoding algorithm presented here is the most efficient
 
known for BCH codes. It is'described in greater detail in the 
recent book by Berlekamp.* 
Let co, ci,...., cn 1 represent the transmitted binary BCH 
code word (c = 0 or 1 all i) and define the polynominal 
n-i 
c(Z) c. Z 
i=0
 
Then, by construction, there exists some Galois field element a
 
such that c(aQ) = 0 for allj = L, 2,.., d - 1 (n, k and d are as
 
previously defined). Further, let the received word be represented
 
in the same way by the polynominal
 
n-i-n -i n -i
 
i
rr	 i Z = E c. Z + E e Z i=0 1
i=0 	 i=0 

where e(Z) n e. Z
 1= 0 1
 
represents the error vector. Then
 
d -1
 
n-i 2
 
r(cx) = 0 + E e. a1i = E X I = S.
 
i = 0 ' k=l
 
k t
 
where = ej k , with i the kt h integer i such that e, / 00
 
E. Berlkamp, "Algebraic Coding Theory", McGraw-Hill,
 
New York, N.Y., 1968
 
--
Finally, defined_1 d-i
 
2e 2
 
a ) =n (I + xiZ) = E a.z 

i=l i=o
 
where the ai are the so-called elementary symmetric functions:
 
= 1 
x
a1 

2 - i j 
i>j 
a 3= X X X 
i>j>k 
etc.
 
Then the error-correcting problem can be identified with the 
problem of finding the reciprocal roots Xi of the polynominal 
a (Z) . (If a (a-') = 0, Xi = a for some i and e, = I indicating 
an error in the Ath received bit). This is the basis for the 
decoding algorithm described here. 
The algorithm can be divided into three distinct modes:
 
(1) Determine the quantities Si = r (aJ), J = 1, 2,....d -1. 
(2) Evaluate the polynominal a(Z)
 
(3) Find the reciprocal roots of a(Z).
 
The logical operations to be performed in each of these modes is
 
discussed below. e
 
Mode 1 Determine S. = r(aj )
 
Step 1.1 The received bits are read serially into each of L
 
"R" registers of length m = log2 (n + 1) and into one storage
 
register of length n. (See Figure 4.1. If the code is a shortened
 
or non-primitive code m is the smallest integer such that all the
 
generator polynominal roots are in GF(qm),) The ith R-register Ri,
 
i = 1, 2, d-i, is wired so as to divide the received polynominal
 
by g.i x), the minimal polynominal having the root a. Since a
 
2± 41 8i
 
2 , , ... are all roots of the same minimal polynominal, A.
 
the number of distinct R - registers will generally be less than
 
d-i. (With the (63, 18 BCH code, for example k = 8,d - 1 = 20.).
 
The contents of R. after the complete code word has been received
 
is mr-i
 
r- i xj
 
r. (x)= 0_ r 
j=o 
where r (W = gi x) q Cx) +ri x) represents the received word.
 
i 
(i.e., the contents of the xistorage cells of Ri are r ri
 
m-i m-2
 
ri respectively.)
 
0' 
-t,4ith , 
Step 1,2 The contents of R are read into the ith, 2i 17

tht 
...... , m-stage S registers. The jth S - register S is so wired
 
a a a
 
that its contents are multiplied by the field element a whenever they
 
are shifted one position to the right. It is cycled j-i times be­
tween each serial read-in from R. Thus, upon receiving its- first in­
1 m i , i j-1.put rmi it contains r 1 after j-l shifts it contains rr_la
 
after the second inpUt it contains ri " m2.
 
m-1 2> +1rm_- after i-i more shifts it contains r mrn-± j_ r etc 0 After exactly (m-I)j + 1 clock
 
cycles, therefore, Saj contains a binary representation of the element
 
r (a3) where j=9i for some integer v l. This completes mode 1.
 
Mode 2 Evaluate a (Z)
 
Step 2.1 Parallel. shift the contents of each a - register into 
a
 
the corresponding m-stage Sb-register , and from the a
 
a 
2 
R*rg .rg S a b 
2 0 1E 
N W 
FIGURE 4.2a BLOCK DIAGRAMi OF BCH DECODER
 
th
 
- -register to the corresponding ab register. (Initially the i 
aa register aa1 ° 0 = A 1 for i =is set to 1; 0, 0,..., 1 and to 0, 
0,.... 0 = for i / i.) There are, in general, d each of the 
Sb I a and b registers, each register having m storage cells. 
Ste_22 Cycle each Sb register and the corresponding ab register 
simultaneously, until each ab register contains 1. If a cb registe.
 
initially contains 0, set the corresponding Sb register equal to 7, 
without cycling either register. The Sb - registers are wired to
 
count forward, and the cb - registers to count backward, in the field
 
GF(2m). The result of this step, therefore, is to multiply the con­
tents of Sb by the contents of the corresponding abo
 
Step 2,3 Add the contents of the Sb registers (on a term-by-term
 
modulo-two basis) and store in the accumulator. This is equivalent
 
to forming the sum over G m)
 
th s
 
Step 2,4 Parallel shift from the i- --to the (i+)--T register.
 
Initially the i h T register is set to 1 for i = 1 and 7 for
 
-
i > 1. The element 0 is read into the st register at the time 
of the shift. Also parallel shift the contents of each T - register 
to the corresponding Sb register. Finally, shift the contents
 
of the accumulator to the accumulator register.
 
SteA.5 Cycle each S regiqter and the accumulator register until
 
the latter contains the element 1. If the accumulator register
 
initially contains , do not cycle but rather read 0 into all the
 
Sb registers. Since each Sb register counts up and the accumulator
 
register counts down in GF (2m), this step results in the formation
 
of the products of the contents each of the Sb registers with the
 
contents of the accumulator register.
 
Step 2 6 Add (term-by-term, modulo-two ) the contents of each
 
0a register to the contents of the corresponding Sb register and
 
ab
 
store the result in the Sjb register.
 
Step 2.7 It the accumulator does not contain the element p and if,
 
tk -- 1-- t
h 4 r
 
at the iteration of this mode 2 sequence, th6 k + 1 0a reg­
ister does contain , proceed to step 2.9. If either of these
 
conditions is violated, go to step 2.8.
 
Step 2.8 Shift the contents of the ith to the (i + i) -t T - register 
as in step 2.4. Then go directly to step 2.12. 
Step 2.9 Parallel shift the contents of the ith to the (i + l)st 
-
oa register, and shift 5 into the ist oa register. Then parallel 
-shift the contents of each register to the corresponding ab register.
 
Finally, shift the contents of the accumulator to the accumulator
 
register.
 
Step 2.10 Cycle the contents of each ab register and the accumu­
lator register simultaneously until the latter contains the element 1.
 
Since the accumulator register and the 0b registers both count down
 
in GF( 2m) the contents of the latter registers are divided by the
 
contents of the accumulator in this step.
 
Step 2.11 Parallel shift the contents of each ab - register into the
 
corresponding T register.
 
Step 2.12 Parallel shift the contents of each Sb - register-to
 
0
the -corresponding a register.
 
Step 2.13 Parallel shift from the (i + 2) -d to the ith S
 
a
 
register, all i. If this complete sequence (from step 2.1 to
 
2.13) has been completed [ times, procede to step 2.4.
 
Otherwise return to step 2.1.
 
Step 2.14 Shift the contents of each Sb register into the
 
corresponding Sa register and procede to Mode.3.
 
This completes Mode 2. For proof that this procedure actually
 
does result in the qormulation of the polynomial o(Z), the' 
coefficients a i , i = 1, 2,..., , of which are now storedL 

in the first Sa - registers, see Berlekamp.* Since
 
each multiplication or division over GF (2m) requires at most
 
m
 
- clock cycles, since each iteration requires a total of at
 
[il

most 3 multiplications and divisions, since there are 

iterations, and since the operations other than multiplication
 
and division are relatively insignificant so far as their time
 
consumption is concerned, the total time required in Mode 2 is
 
l .
proportional to approximately 3d 2m
 
Mode 3 Find the reciprocal roots of o(Z).
 
Step 3.0 Skip to step 3.2.
 
Step 3.1 Cycle the j S register j steps. (Note: only the
 
ist [21 Sa registers are used here.)
 
StepN3.2 Add, termrby-term , modulo-two) the contents of each
 
of these registers and store in the accumulator.
 
-h
Step 3.3 If this sum is 1 (= 1,0,0,...,t) after the it repetition
 
) t
of this step) add 1 (modulo-two) to the (n - i + received bit
 
and read it cyclically back into the message storage register.
 
Step 3.4 Return to step 3.1. Stop after n iterations. The ist
 
k bits in the message storage register, reading from right to left,
 
constitute the decoded message.
 
This rationale here is easily explained. The ith received bit 
is in error if and only if (Ce-i)= 1 + ' - 1. Cycling an 
S - register once is equivalent to multiplying the contents of the 
a 

't
 
register by a. Thus, after theYth iteration, the content of the
 
a )j as desired. The time re­accumulator is C. a E a 
j 3 i J d-I 
quired to complete this mode is approximately n 2 clock cycles. 
• ibid. 
2 
To detect as well as correct errors, it is only necessary
 
to count the number of times the accumulator reats I in mode 3. If
 
this number, (which equals the number of detected errors) exceeds
 
d -l where d is the error-correcting distance the message is reject­
~o 
ed.
 
Erasures are detected, of course, simply by counting the
 
number of times during the .message reception that the detector out­
put does not exceed the threshold. If this number r exceeds dl -l
 
the message is rejected. if r -1 erasures as well as the errors
d1 

will be corrected so long as the number of errors e : e(d ,r) =
 
- r/2 and detected so long as e(d0 ,r) + le d - 1 - r-e(do.r). 
This can be accomplished with virtually no increase in decoder
 
complexity simply by decoding the received message (at most) twice,
 
the first time with the r erasures all replaced by ones, the second,
 
by zeros, That this technique works follows from the observation
 
that the number of errors under one of the-two situations will be
 
r/2 or less. Thus, if e + r/2 :. (do-l)/2, the resulting errors including
 
the erasure substitutions can be corrected. Similarly, if e >
 
e(do,r) and if e + rtd-l-e(do1 r), at least e(dor) + 1 errors
 
will be detected.
 
The decoding algorithm outlined above tacitly assumed that
 
up to kd-l)/2] errors were to be corrected. When only [do-l)/2]
 
errors are to be corrected, the number of Sb, aa' 0b' and t reg­
isters can all be reduced to {do + 1)/2] . To detect whether or 
not more than do errors actually occurred, it is only necessary to
 
read the corrected word back into the R registers and to see whether
 
they all read 0 at the conclusion. If this situation does not 
obtain, the decoded word must be rejected. This procedure can be
 
accomplished simply by recycling the corrected word back through
 
the decoder input as it is being corrected. If the decoded word
 
is error-free, it can then be retrieved from the decoder n-bit
 
shift-register. Y-/
 
4.2.5.2 Majority Logic Deccding
 
A general threshold decoder for an L-step orthogonalizable ­
code is shown in Figure 4.2b-. The boxes labeled d/2 represent (d-i) 
input threshold devices; their outputs are zero if d-- or fewer of
 
their inputs are zero and one otherwise. The L-1 adding circuits
 
determine the modolu-two sum of various subsets of their inputs;
 
these sums then constitute the inputs to the succeeding threshold
 
devices. Since each threshold device requires d-l disjoint input
 
which are themselves outputs, or combination of outputs, from the
 
threshold devices at the preceeding step, it is evident that the
 
number of threshold devices is an exponentially increasing function
 
of L. Specifically, the total number NT of such devices is
 
L-1 i
 
NT= (d-l)
 
1=o
 
This fact obviously limits consideration to threshold decodable
 
codes which can be orthogonalized in a small number of steps.
 
Decoding is accomplished by reading the received word into
 
the na-stage shift register, allowing sufficient time for the
 
threshold decisions to filter down through the various stages, and
 
observing the output from the final threshold device. This output
 
is the first information bit. The contents of the shift-register
 
are then cyclically shifted one bit position to the right and the
 
process repeated thereby producing the next information bit. After
 
k shifts the word has been decoded (i.e. all k information bits
 
have been determined).
 
The length of the shift register is indicated as n' since, if
 
the code is shortened cyclic code, the shift register length will
 
equal the word length of the original unshortened code and hence will
 
exceed the actual word length. A modified version of this decoding
 
algorithm, incidentally would replace this n'-stage shift register by
 
two shift registers, one of length n-k and the second of length k.
 
The (n-k)-stage shift register would be wired so as to divide the
 
received code word by the code generator polynomial thereby producing
 
its syndrome. The outputs of the last threshold device in this 
case
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Output 
is not the successive information bits, but rather the error
 
bits; (i.e. theoutput is a one if the corresponding information
 
bit is in error and a zero otherwise. These error bits are then
 
added modulo-two to the information bits stored in the k-stage
 
shift register. Which of these two methods results in the
 
simplest implementation depends on the particular code being
 
used.
 
Conceptually, the threshold decoder approach is
 
relatively simple. It must be cautioned, however, that threshold
 
devices and the summing circuits can be rather complex, so the
 
overall decoder can be more complex than it at first appears.
 
If a code is one-step orthogonalizable, the resulting decoder
 
will generally be less complex than any algebraic decoder. When
 
the number of steps needed to orthogonalize the code is greater
 
than one, however, the relative complexities tend to reverse.
 
The relative merits of the two decoding schemes can therefore
 
be assessed only after specific codes are selected.
 
4.2.5.3 BCH Decoder Implementation and Package Count
 
Three n-stage input buffer shift registers (ref.
 
Figure 4.2c) are required to implement the BCH decoder, in
 
addition to logic functions shown in Figure 4.2a.
 
The first n-bit data word received is shifted into
 
both input buffers #1 and #2. An erasure bit is stored in
 
buffer #1 as a logic "0", while the same bit is stored in
 
buffer #2 as a logic 11". The number of erasure indications
 
are counted and the message is rejected when the count is ; do.
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When the complete n-bit input word has been received, input
 
buffers 2 and 2,must be emptied before the first bit of the
 
following word is received. Input buffer 1 is shifted into
 
the decode register, while input buffer #2 is shifted into
 
input buffer #3.
 
The decode operations described in Section 4.2.5.1
 
are now performed on the contents of the decode register. If
 
the received word with erasures represented by logic "0" is
 
rejected during decode because of excessive errors, the con­
tents of input buffer #3 is shifted into the decode register
 
and the decode operation repeated.
 
The number of dual-in-line packages (D.I.P.'s) required
 
to implement the BCH decoding algorithm discussed earlier has
 
been estimated. These results are summarized below.
 
No package count was made for threshold decoders since
 
apparently no satisfactory L = 1 codes exist for any block
 
length n < 123 (cf. Tables 4.2 and 4.3). A preliminary inves­
tigation revealed that L = 2 and'L = 3 threshold decoders are
 
at least as complex as the analogous algebraic decoders.
 
TABLE 4.4
 
PACKAGE COUNTS FOR BCH DECODER CONFIGURATIONS
 
DECODER CONFIGURATION PACKAGE COUNT (DIP's)*
 
BCH #1, (n = 63, k = 36) 136 
BCH #2, (n = 127, k = 54) 243 
*Approximately one-fourth of the packages are 24 pin DIP's which
 
have nearly twice the length and width compared with the fourteen
 
and Sixteen-pin DIP's.
 
4.3 	 CONCATENATED CODES
 
4.3.1. 	 The Concatenated Code Concept
 
Since it does not appear possible to achieve satisfactory
 
results without going to relatively long codes an alternative
 
algebraic coding schemes was explored. The main advantage of
 
this scheme, called concatenated coding, is that the effective
 
code length can be increased without a corresponding increase
 
in the decoder complexity. Briefly, the scheme involves two
 
(or more) stages of encoding7 the first, or outer, code is
 
(generally) a cyclic (n2,k2)code defined over some field
 
GF( 2k1) while the second, or inner, code is a binary (nl,kI)
 
code. The data stream is first grouped into blocks of k1 bits
 
each, with each block defining a symbol in GF( 2k1). These
 
symbols are then grouped into blocks of k 2 2kl-ary symbols and
 
encoded using the (n2,k2) code over GF(2kl)0 Finally, each of
 
the symbpls in the resulting code word is encoded using an
 
(nl,k1 ) binary code. The composite code thus uses nln 2 code
 
bits to represent kIk 2 data bits. The advantage in doing this
 
is that the decoding operation is separated into two stages,
 
the first decoder decoding the (nrkI) inner code and the
 
second the (n2,k2 ) outer code. The two decoders will usually
 
be significantly less complex than a single decoder operating
 
on a code having word length nln 2 . Moreover, if the codes are
 
properly selected, the resulting performance can be comperable
 
to that using an (n1n2,k1 k2) code.
 
In order for the concatenated scheme to be effective, the
 
inner code should be such that that probability that one of its
 
words is erroneously decoded as some other word is (approximately)
 
independent of the two words involved. (i.e. All code words
 
should be roughly equal distance from all other code words.)
 
When this is the case, the outer code can be evaluated in terms
 
of the minimum Hamming distance separating any two of its code
 
words.
 
After some preliminary screening, two codes, the (7,4) 
Hamming code having minimum distanced = 3 and the (8,4)biortho­
gonal code havin minimum distance d = 4, were selected as possible 
inner codes, and the Reed-Solomon (15,5), d = 11, and (15,9), d = 7 
codes were chosen for the outer codes. In order to minimize the
 
resulting decoder complexity it was stipulated that the outer
 
code decoder should not attempt to correct errors; rather it could
 
only detect errors (do = 1) although it could both correct and
 
detect erasures (d1 1). The erasures, of course correspond to
 
those inner code words rejected by the inner decoder. These
 
erasures are induced as before by imposing thresholds on both the
 
acceptable number of erasures and on the acceptable number of errors.
 
Of the four possible combinations, only the (8,4) combined
 
with the (15,9) achieved the desired 10-18 word error probability
 
Pe (with p =;li6 x 10-4)under the imposed conditions (See the
 
appendix to this report). The word rejection probability Pr

-210-19
 
in this case was 10- 2 (more precisely, Pe = 1.41 x 10
 
P =1.006 x 10-2) This was accomplished by setting the inner
 
r
 
code erasure threshold 0 to 1, and both.its error and erasure
 
correcting distances to 3. The outer code then is required to
 
correct up to 2 erasures but to reject any word found to contain
 
any errors or more than 2 erasures.
 
This codinq scheme lends itself to particularly simple
 
implementation. Several highly efficient techniques are known
 
for decoding the (8,4) inner code, which, because it has such a
 
short word length, is not difficult to decode in any event. In
 
addition, since the (15,9) outer code is required only to detect
 
errors and to correct only up to two erasures, its decoder can
 
also be quite simple (cf. Section 4.3.3).
 
4.3.2 Detailed Error and Rejection Probability Estimates
 
4.3.2.1 	Word Error and Rejection Probabilities for
 
Concatenated Codes vs. Signal-to-Noise Ratio
 
and Erasure Probability
 
The word 	error and rejection probabilities
 
associated with the concatenated coding approach discussed
 
in preceeding paragraphs (i.e. the concatenation of (15,9)
 
Reed-Solomon code with an (8,4) biorthoaonal code) are here
 
examined in more detail. Table 4.5 shows the word error
 
and rejection probabilities as a function of the ratio R
 
of the received singal energy per information bit to the
 
noise spectral density, and of the normalized erasure
 
threshold 8 = , Y representing the actual threshold and. 
4the received signal level. 
Note that as R-+-0, the (unnormalized) erasure 
threshold y also approaches zero for fixed B. If the
 
receiver is equipped with an automatic gain control (AGC)
 
as it presumable will be (see Section 4.2.2), the output
 
signal level will actually be a function of the signal-to­
noise ratio:
 
f= 1
 
(1 + '2) 	 1/2 (1) 
with X the product of the AGC bandwidth and the bit period.
 
Thus, 0 will actually vary with R
 
e = 4(l + 2R)1/2 	 (2) 
4-'fb
 
Table 4.5 Concatenated Code Error and Rejection
 
Probabilities
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and the erasure probability will-increase more rapidly
 
with decreasing R than it would were 0 fixed. This effect is
 
shown in Table 4.6a where the word error and rejection
 
probabilities are again tabulated but this time as a function
 
oft"with 9 as given by equation (2) (and with A = 1/25).
 
Table 4.6a thus takes into account the effect of the
 
AGC on the error probability. But these results too must be
 
qualified when the signal or noise levels change suddenly.
 
This is because the AGC time constant will presumable be
 
long compared to a word time. (Were this not trup, the
 
threshold would in fact vary during a word period), Consequently.
 
if initially R = 6.845 (so that the uncoded error probability
 
-A)
 
-is 10 ) and if the signal amplitude suddenly drops, the receiver 
gain will temporarily remain constant and S will temporarily change 
from e=Y to 0 [ 1/2 
This new threshold will gradually decrease back to the 
e defined in equation (2) due to the action of the AGC. In the 
interim, however, the threshold will be essentially that 
defined in equation (3). The resulting error probability is 
tabulated in Table 4.6b, as a function of R = R' and Y. 
It is seen upon comparing Tables 4.6a and 4.6b, that a
 
sudden change in signal level is actually less deleterious
 
then a gradual change. The possibility therefore suggests itself of
 
forcing the threshold 9 to behave as described in equation (3)
 
even when the signal change is gradual. This scheme would
 
probably be too difficult to implement, however, to make it
 
practical. A more reasonable, and conventional, approach would
 
be to place a threshold on the signal-to-noise ratio, and to cease any
 
q'4 
attempt to decode a message received at a sub-threshold
 
signal-to-noise ratio. A convenient device for estimating
 
the signal-to-noise ratio is the AGC itself. Regardless of
 
how this estimate is made, however, there will inevitably
 
be a short time delay between any sudden signal level change
 
and the reliable determination of this event. The results
 
tabulated in Table 4.6b fortunately apply to precisely this
 
situation. The few words received between the time the
 
signal drops and the time the decoder is instructed to stop
 
decoding, therefore, are much less likely to be erroneously
 
decoded than would be expected from Tables 4.5 and 4.6a.
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Concatenated Code Error and Rejection
 
Probabilities
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Table 4.6b Concatenated Code Error and Rejection
 
Probabilities
 
( = I(6.845/R) )
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-4.3.2,2., Improved Error and Rejection Probability Estimates
 
Based on Code Word Weight Distributions
 
A;tually,_ the error probability figures listed here are
 
undoubtedly quite conservative. It has been consistantly
 
assumed in determining these probabilities that a word error
 
would automatically result if there were more 
than some initial
 
number nc of symbol errors. In actuality, most error patterns'
 
containing more than nc 
errors will, in the situations of interest
 
here, still result in non-decodable words which will be rejected.
 
This is particularly true in the case of the (15,9) Reed-

Solomon code designed to correct only up to two erasures and
 
only to detect errors. To demonstrate this, it is necessary
 
to know the weight distribution of the words in the code in
 
question. Fortunately, 
-the weight distribution for Reed-

Solomon codes is indeed known. Specifijcally*. the number of
 
code words of weight w 7 in the (15,9) Reed-Solomon code
 
over GF(2 4) is
 
A =15 5)-~
A5 ) i ( 24(w-7-i) (4) 
* See, for example, Berlekamp, Algebraic Coding Theory, 
McGraA-Hill Book Co., New.York, 1968, p. 429. 
The decoding algorithm under consideration involves no
 
error correction and at most two erasure corrections, Conse­
quently, if there are no erasures, the error pattern must it­
self be a non-zero code word to cause a decoding error. Thus,
 
of the
 
Be = (5) 
error patterns involving e errors, only the fraction
 
A 1-e e-7 ( \ 4(e-7) -6
 
= 15 - (-2) e 15 (alle, 7) (6)
e i=i 
of these patterns will cause a decoding error. 
Similarly, if an error/erasure pattern involving e errors 
and 1 erasure is to cause a decoding error, it must either be 
a code word of weight e with one erased zero or a code word of 
weight e + 1 with one non-zero symbol erased. 
Thus, of theC =(15-e) )15e 7) 
such patterns, only
 
De . (l5-e) A + (e + 1)A± (8
+1 e 1 e 1 C81 
can cause a decoding error. Finally, of the
 
Ee (15-e) 15 e 
C2 e 
error/erasure patterns Qf weight e and containing two erasures, 
only F = 5 ) (e +') . (e + 2) 
22 e+2 
such patterns will cause a decoding failure.
 
Since 
A 
B- 156 
C 
eD 
-
-and 
' __ 
15t15 
4 
e e Fe 
regardless of the value of e (e>5), we conciuae narn mne 
conditional probability of a decoding error, liven that the
 
number of guaranteed correctable and detectable errors has
 
been exceeded, is at most of the order of
 
5
4
15- --2 x 10
-

Accordingly, a more reasonable estimate of the actual probabi­
lity incurred using the concatenated codinq approach results
 
upon multiplying the figures quoted in Tables 4.5 and 4.6
 
5 .
the factor 2 x 10--5 The fact that most error patterns of
 
greater than the critical weight are still not code words does
 
indeed make a significant difference in this particular case.
 
Since the (-8,4) inner code is a more nearly "closed-packed"
 
code than the (15,9) Reed-Solomon code, the change in the error
 
probability estimate incurred by taking its weight distribution
 
into account is considerably less dramatic. Nevertheless, since
 
this effect is also easily determined, it is worthwhile to do so.
 
Let Pe(i,j) denote the probability of a decoding error (as opposed
 
to an erasurb) given that the received word contains i erroneous
 
bits and j erased bits. In the preceding investigation it was
 
assumed that Pei,j) = 1 for all i 3, j = 0, 1, and for all
e 
i 2, j = 2. But, as is easily verified, the actual values of
 
Pe(i,j) are as listed in the following matrix
 
j 0 1 2 3 4 5 '6 7 18 
o 0 0 0 1 1/5 1 0 1 1 
1 0 0 0 1 1/5 0 0' 1
 
2 0 0 1/5 2/5 2/5 0 1 ­
(Recall that the (8,4) code contains exactly one word
 
of weight zero, 14 words of weight four, and one word
 
of weight 8.)
 
The computer program was modified to use these
 
values of P(i,j). The results are included in the
 
Appendix and summarized in Table 4.-6c. It will be noted that
 
the rejection probabilities are actually somewhat
 
decreased in most cases of interest when this refinement
 
is taken into account, but, as expected, the change is
 
minor. (In order to facilitate comparison with earlier
 
results, Table 4.6c does not reflect the above-mentioned
 
reductions in the error probability estimates resulting
 
from consideration of the Reed-Solomon code structure.
 
Thus, these error probabilities should actually be reduced
 
.
by a factor of approximately 2 x l0-5 )
 
P 
e 
, d6.+k, U2
5t-

e.20le31Ou-u, 

l I 6 k7u.Su - U? 
s 29 bd 015u-u 
q4)HL I 1-71, 
o9Ob5Jdu-i;, 
3.-43,QtY 'u-
4.55ceJdU-i6 
&05tN bbIu-t 

P 

T,0,21 bOui 

1.'7 'to,7772)0-01 

9.bbgmg-01
7 
.ou2;57el-ui 
3. paj- S-,jr)-~ 
-&o21 9173)-02 
3.	 8 odbabbD-0 
7oJ9je 1 1,J 
.1c5,-3l9n>-03 
o = 0.15 
224L5,-? Up 
QL qldI 
-u3a 4Ui 
5D,cl- IbLJ-~e4 4 
b . 40649b"-u 7 
.dUOdl V5L.-Uq 
1, . 21,-- ' 
9.4517"iu-.6 
J - -9- .U-.2 U-	 t) 
.1'0b?2U-A 
9,:7i ?145:u-u1 
tJ-9d-i)37uO-J 
Y . 95i 7H44;1-i 
b .21699t)O-u 1 
b. 	 IV'J 241)-u1 
9-.inILzl!ab).2 
3,7b,+e.64i,)-2 
3.6zv7519,)-(3 
2o4ro73 1 u.- 0 4 
..0 ="0,2U2'B7548,;-u2- 'b fl-4 -Q1 
6 	7643z'U- 4 

I. 	 -3141A_-%- U4 
1. [J15 73u-V7 
( P44 tlb.U- , e 1q-L,94U3' 	 7 4 CId.! 1,, -,!7 4.11 " 7; 4. 1, ,>I'1513! ,,-,U? 
.. !7 b-n I b - B 
0 
2.4 ? ebk+.,- u ­2-, 4P 7d"b 4A- ;q , 
O,39/UO7u-;1 
662-1t47u-
-a 
b.54dU21lu-,)

'+ k-d45--(!jJ 4-J--, -1 
;3 "3 2 1b I- 1 
9 

242Yb4u, 

9- 5 '2"ca- - y! - US1, 9 2 6 0 uu u 
9 
.99]Jj 3190-ul 
Vo9,'7;?uU-01 
8 l 
-)-Vl 
5-,vb. 	E) .,)-ui
i 7 
l. 9 2V011-uh
'~~'S33"oii1280000
 
2.6813+49U-09 8.L4(-521b)-o 

6.39111d30-1 ? 
 b. 	55. og-uo 1) 
19199Ve9D-i 	7 I. 7 v3 0590-u1 
0,59Vb7uL)7,:c I ,, t),3 ii)-02 
4VuJd6445- 03 
ca34±174004 

0.25
 
9 
07n/ '145,o-o1
9 . 7 450 i 
9 
.99b3z+64)-61 

8,6fl7qt4df,- j 
t'97 i Pe- uI1 34 771130-0 1 
5 . 4 J7] 17 1J- 02 
0.30
 
9 . "YS'(pi4bt0,oo~5 1Y 9 t-O ; ) "3 19 
. 99 f0533,- oI 
R 
000000
 
,845000
 
i 	a80000 
2o645000
 
-3.2f 
4.80SUO
 
5.445000 
6.845000
 
8.4o5u00 
0.000OO 
0U45U00 
16280000
 
2.645000 
3.380000
 
Bo+805nn 
5.445U00
 
6.845000
 
8.405000
 
,OOOuOO
 
.845000
 
I. 80O0 
2,645000
 
3°3800 
4.805000
-	 ,A&
6
 
.
84 5 U00
 
8.40-5U00 
0 000000 
,.8&5000U 
1)280U00
 
?-~oo0 
3-380000
4, i 0 59.0
 
5.445000
 
o 8O& 5 0 0 0 
..........
 
2°645000
 
3.380u00 
4a805000 
5,445000 
6.	 8 4 5 uG0 
Table 4.6c 	Refined Concatenated Code Error and
 
Rejection Probabilities (d = ld
o 1 = 	 3, 0 fixed) 
Also included in Table 4.6c (and the appendix) is the
 
case G = 0; i.e. the case in which no erasures are produced
 
at the demodulator output. While the decoder performance
 
in this case is marginally acceptable,,it is clearly inferior
 
to that attainable using a non-zero threshold. This fact,
 
combined with the advantage of having a threshold in the
 
event of a sudden drop in signal level (see section 4.3.2.1)
 
strongly suggest that a non-zero threshold is worth the
 
slight increase in demodulator complexity. Neverthless,
 
is is comforting to note that, should a threshold prove
 
inconvenient (or should it for some reason malfunction)
 
satisfactory performance could still be achieved.
 
4.3.3. Encoder and Decoder.Descriptions
 
Detailed logic diagrams of the encoders and
 
(15,9) codes
cecocers for both the inner (8,4) and outer 

are shown in Figures 4.3 through 4.6. The rationale for
 
these designs is explained in this section.
 
4.3.3.1 	The Outer Encoder
 
The outer code encoder (figure 4.3)
 
encodes two 18-bit commands into one code word.
 
Two code words are loaded in parallel into the
 
36 encoder shift-register. The contents of the
 
register are then shifted as indicated at a rate
 
of one sh-ift every 2/15th millisecond. After each
 
15 shifts, a new pair of commands is again loaded
 
into the shift-register and the process begins anew.
 
The feedback logic is determined by the
 
Reed-Solomon generator polynomial
 
9 ' 9 6 8 5 7 2 6
 
h(x) = 7T (x + a) = x + a x + a x + a x + 
i=1
 53422i3 11. 
all x5 + ax
4 + a2 x + x + a x + 1 
*
 
with a a primitive element in GF(24).
 
Thus, the encoder is entirely analogous to the
 
more familiar binary shift-register encoders.
 
The only difference is that in this case the code
 
]'symbols" are elements in GF(24) rather than in the
 
binary field. Consequently, four binary digits
 
are required to define each code symbol, and the
 
arithmetic operations are performed on these groups
 
of four digits rather than on the digits individually.
 
See r for 	example, Berlekamp; opcit.
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Figure 4.3 Outer Code Encoder
 
4.3.3.2 The Inner Encoder
 
The heart of the innerI code encoder (figure 4.4)
 
is-;a ripple-counter operating at a 60 Khz rate; i.e.
 
the outputs of the three ripple-counter stages are,
 
respectively
 
0 1 1 010.
 
0.00110011...
 
0 0 0 0 1 1 11 . . ()
 
with a change of state occuring every 1/60th of a
 
millisecond. The 4 right-most cells of the outer
 
code decoder serve as inputs to the inner code encoder,
 
controlling the logical combination of the code
 
generators, (1) used to generate a given word. After
 
8 shifts of the ripple-counter, the outer code shift­
register is shifted once and the next set of four bits
 
in encoded. Note that the four right-hand cells
 
,of the outer encoder shift-register are duplicated; this
 
is so that the last four outer code bits can be
 
encoded at the time that the next pair of commands
 
is being read into the outer code shift-register.
 
It will also be noted that the forth input to final
 
"exclusive-or" consists of a logical combination
 
of the code generators. An alternative and simpler
 
method would be to add the forth outer code bit
 
modulo-two to the exclusive-or output. The first
 
method, however, results in a systearatic code (the
 
first, second, third, and fifth code bits can be
 
identified uniquely with the bits which were uncoded)
 
while the second does not. As a result the decoder
 
is somewhat less complex using the first method.
 
bC 
FROM OUTER 
CODE ENCODER 
b3 
TO MODULATOR 
Figure 4.4 Inner Code Encoder 
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q.i.3.3- The Inner Decoder
 
The inner code decoder philosophy is based
 
on the following observations:
 
(1) The (8,4) orthogonal code.- (as represented here)
 
can be looked at as a 7,4 Hamming code augmented
 
by an overall parity-check bit (the last bit in
 
each word.) Thus, to correct one error, the
 
decoder need only determine the three-bit Hamming
 
code syndrome (plP2P3) from the first 7 code word
 
bits. If the syndrome is the all zeros syndrome
 
(000) either no errors have occurred, or, if the code word
 
contains an odd number of "one", the overall parity bit is
 
in error (excluding, of course, the possibility of
 
three or more errors). In either even, the informa­
tion bits (bits 1,2,3, and 5) can be assumed to be
 
correct.
 
If the syndrome is other than the all zeros syndrome,
 
it-will uniquely identify the location of the error
 
-(again provided only one error has occurred). A
 
logical combination of the syndrome bits can then be used
 
as the error corrector. (If the error is not in an
 
information bit, of course., no correction is required)
 
If only one error has occurred, the code word must
 
contain an odd number of "ones". Accordingly, if an
 
error is detected and the parity is even, the word must
 
contain at least two errors, and, under the ptoposed
 
decoding rule, the code word will be rejected and the
 
zorresponding outer code symbol treated as an erasure.
 
(2) 
If the word contains either one or two erasures these 
erasures are to be corrected, under the proposed 
decoding rule, unless the code is also found to contain
 
an error0 Thus, such a word can be decoded by first
 
decoding it with the erasures represented by "zerod
 
and, then, if the first attempt is unsuccessful, decoding
 
it with the erasures represented by "ones". If the code
 
word is found to contain either no errors or .one error
 
under either decoding attempt, and in the latter case, if
 
the observed error is in an erased bit, the corrected
 
word satisfies the desired condiditons and the code word
 
can be accepted as correct. Under any other set of condi­
tions' the code word must be rejected and the corresponding
 
outer code symbol represented as an erasure.
 
(3) 	 Finally, the code word is to be rejected if it
 
contains three or more erasures.
 
The inner code decoder is shown in Figure 4.5. The received
 
code bits produced at the output of the
 
demodulator are read serially into the lower shift-register and the
 
erasure indicators are read into the upper register (a "one"
 
indicating an erasure). If a bit is erased, it is represented
 
by a zero in the lower register. As the bits are read in their
 
parity is determined and the number of erasures is counted.
 
After the 8 bits comprising one code word have been read in the
 
syndrome (plP2P3) is determined and the approriate logical com­
bination of this syndrome used to generate the proper correction
 
bit. If an error is found, the correction is carried out unless
 
the word parity was found to be even indicating an 6ven number
 
of errors. If either one or two erasures are observed, and if
 
the first decoding was not successful, the erasure indicator bits
 
are shifted into the corresponding erased bit positions and the
 
word is again decoded. (If there is only one erasure, this changes
 
the code word parity, so the state of the parity indicator is also
 
changed under this condition.) Note that if there is an erasure
 
the decoded word is accepted only if either no errors are observed
 
of if the single observed error occurs in an erased bit.) If
 
neither decoding is successful, of if the erasure counter counts
 
three or more erasures, the decoder output is represented by the
 
all-zeros word and a "one" is outputted from the erasure indicator
 
A total of 1/60th millisecond is available for carrying out the
 
(at most) two steps needed to decode each of the inner code words.
 
q 
P. P,OINgTORAL nOC Decoaer
 
Figure 4.5a Inner Code Decoder
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These,decoded words then constitute the four-bit "symbols"
 
of the-outer code. These symbols are shifted serially
 
in groups of 15-to the outer code decoder shift-register.
 
4.3.3.4 	The Outer Decoder
 
The generally most etticient cecocing aigoritnm
 
for Reed-Solomon codes is essentially that described
 
earlier for binary BCH codes. (Since Reed-Solomon codes
 
are defined over larger fields than the binary field, an
 
additional step is required; after the errors are located,
 
their value must also be determined.) In the situation
 
of interest here, however, only erasures are to be
 
corrected. Consequently, the decoder can be considerably
 
simplified. This is especially true, when, as here, at
 
most two 	erasures are to be corrected.
 
The key to the decoding algorithm is the
 
observation that, when the code word contains at most two
 
erasures, it is always possible to shift the code word
 
cyclically until one erasure appears at either the 4th
 
or the 9th symbol position and the second at the 10th ,
 
iith , 12th , 13th , 
or 14th position. In the absence of
 
either erasures or errors, any nine consecutive symbols of
 
a (15,9) Reed-Solomon code define the following symbol (see
 
figure 4.3) If one of these nine symbols is an erasure,
* 
the tenth symbol then uniquely determines what these
 
symbols must be. But this is precisely the situation when
 
the code word is cyclically shifted as described above.
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(The reason for requiring the one erased symbol to appear
 
in either the fourth or the ninth symbol position is to
 
simplify the decoding logic, as will become apparent
 
shortly.) In particular, suppose the erased symbol
 
appears at position four. Then from equation (1),
 
+
(s4 S15 + + s2 + 2s3 + a s5 + 2s6 + a 5s 
OS 6 + s9S +~5 
6AO s8 = q (3) 
with s. denoting the symbol in the ith shift-register 
position. (Note that s15 = so and that, since the symbols 
are defined over-a field of characteristic 2, si -si.) 
-lq

Thus, it is only necessary to shift a* into the erased 
position to "correct" it. Similarly, if the erased symbol 
is in position nine, it can be corrected by reading 
a g = q into that position. The second erasure can then 
be corrected by cycling the code until it appears at either 
position four or nine and again reading in the corrected 
symbols. If the code word contains errors as well as 
erasures, of course, these "corrections" may be in error. 
However, if the number of erasures plus errors is six 
or less, the distance properties of the code guarantee that 
the resulting corrected word will not be a code word and 
hence that some of the parity-checks must fail. This event can 
therefore be detected by shifting the code cyclically 
fifteen times (i.e. fifteen one-symbol shifts) and checking
 
each time to see whether or not all the parity-check
 
relationships are satisfied. (Actually, only six shifts
 
Al+- -)
 
are required, but is is convenient to return the code
 
-to its original position.)
 
This is the algorithm implemented by the decoder
 
shown in figure 4.6. The heart of the decoder is a shift­
register essentially identical to that of the encoder
 
(figure 4.6b). The erased positions are indicated by
 
"ones" in a second shift-register.- (figure 4.6d) The
 
15 code-word symbols from the inner code are first read
 
into the decoder shift-register and the erased position
 
indicators into the erasure shift-register. The local
 
clock then replaces the symbol clock as the shift signal
 
(figure 4.6e). At the same time, the decoder shift-register
 
input is switched from the inner decoder to its own output
 
so that the code word can be cycled (figure 4.6c). When
 
the erased positions are properly located as described
 
above, the corrected symbol is read into the erased position
 
(see figure 4.6b and 4.6d)). (Note that the erased synbol
 
is represented by 0 = 0000 so it does not affect the formu­
lation of q.) The second erasure is similarly corrected
 
(if there is a second erasure), Both erased symbols will
 
thus certainly be replaced in this manner by the time two
 
complete cycles (30 shifts) have been completed. After two
 
complete cycles, then, the corrected word is shifted
 
fifteen more times. If any of the parity-checks fail
 
during this last step, (or if. more than two erasures were
 
observed; see figure 4.6d), the reject flip-flop (figure 4.6a)
 
is set and the decoded word rejected. Otherwise it is
 
accepted as a valid word. This completes the decoding
 
operation,
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S= error check mode 
c = reject (error detected) 
2 = feedback mode (-2 = read-in mode) 
z = reject (too many erasures) 
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s = shift-register shift pulse
 
sy = symbol clock
 
e = erasure indication (from inner decoder)
 
f = correct erasure in fourth symbol
 
g = correct erasure in ninth symbol
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It will be observed that the required 45 shifts
 
needed to decode a word must be accomplished in the
 
2/15th millisecond separating-the appearance of the
 
last symbol of one code word from the first symbol of
 
the next word. This leaves approximately 3 nsecs for
 
each shift. Since such a shift-register can operate
 
at microsecond rates, this does not appear to pose
 
any problems. Once the decoding has been completed,
 
the decoded pair of command words can be read out
 
serially (or on a 4-bit byte basis) from the 9th "column"
 
of the shift-register. This can be done while the first
 
nine symbols of the next code word are being read in,
 
leaving as much at 6/5 millisecond for this purpose.
 
4.3.3.5 	Parts Count for Decoder, Encoder & Command
 
Controller
 
Table 4.7 contain a parts count for the decoders
 
and encoders described in the preceeding paragraphs.
 
The parts count is in terms of DualinfLine Packages
 
.(DIPs) which could be used for a breadboard implementation.
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- Par'ts Count for Decoder,
Table 4.7 

Encoder & Command Controller
 
# No. of DIPs
UnitFigure 

4.5 20
Inner Code Decoder 

4
4.5b
Timing Generator for Inner Code Dec. 

4.6b 23
Decoder Shift Register 

Input Selector & Erasure Corrector 4.6c 4
 
4.6d 9
Erasure Locators 

4.Ge__-
Timing Generator 

65
 
Total,Decoder 

4.3 15
Outer Code Encoder 

4
4.4
Inner Code Encoder 

19
Total, Encoder 
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4.3.4 Concatenated Coding Using a "Green Machine".
 
Decoder
 
The, concatenated coding scheme described in the pre­
ceding section used an (8,4) biorthogonal code as the inner
 
code. This code was decoded algebraically following a bit­
by-bit detector. An obviously superior method would be for
 
the detector to detect on a word-by-word basis; that is, for thE
 
detector to determine which df the 16 possible words was the
 
one most likely received. This in effect involves correlating
 
each received noise-corrupted code word with all sixteen
 
contenders and selecting the word corresponding the largest
 
of these correlations.
 
The obvious method for implementing the task just outlined
 
is generally much too complex to be seriously considered for thE
 
application of concern here. A technique is known, however,
 
whereby the complexity of such detectors can be significantly
 
reduced when the code in question is of a certain class (the
 
Kroenecker product codes) which, fortuitously, includes the
 
(8,4) code.
 
The resulting detector, which has come to be called the
 
"Green Machine" after its inventor, R. R. Green, is described
 
below. The following subsection discusses the error and
 
rejection probabilities attainable using the same concatenated
 
coding scheme discussed in the preceding section, but with
 
the inner decoder replaced with a Green Machine. The last
 
subsection then examines in detail the logic needed to im­
plement an (8,4) Green Machine decoder.
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4.3.4.1. 	 The Green Machine
 
The discussion here will be Jimitei to the
I 
Green Machine associated with the (8,4) biorthogonal
 
code. Half of this code (with zeros represented by
 
+. and ones by -) is shown in Figure 4.7. The second
 
half is identical to the first half but with the +Ps
 
interchanged.
 
-igure 4.7 Orthogonal half of an (8,4) Biorthogonal Code
 
Now let Y1 Y2t ....y8 ) represent the 8 matched filter
 
outputs corresponding to one code word. (Note that the y Is
 
represent real numbers, not-binary numbers.) The ideal
 
'detector forms the eight correlations
 
= ±41 sic --= ,2,...,8
 
where s.(j) is the sign represented by the jith element in the 
matrix in Figure 4. 7. If Ic) Jcj Jfor all j '/,and if 
it is concluded that the d - word was transmitted 
if Jc.J> jlo all j / , and if c,4)O, it is concluded that the 
complement of the y °word8 (i.e. the 0 + 8)th word was 
trahsmitted. (Actually, since the outer code decoder is designed
 
to recognize erasures, this decision scheme will be altered here
 
so that a word is accepted only if max c, e for some threshold
 
8. If max 1 9, the received word will be treated 
as an erasure. 
This has no effect on the following discussion, however.)
 
A device for accomplishing this, the Green Machine, is
 
.
shown £n Figure 4.8 Its operation is as follows:
 
Upon receipt of the first input Yl the switches labeled "1"
 
in Figure 4.8 are in the "up" position. (The top and bottom
 
of each pair of switches are always switched simultaneously.)
 
Thus y1 is read into the top of the pair of registers labeled
 
1. (Note that in practice the yi will be quantitized and
 
represented by an ) -bit binary number. Thus, the cell in
 
the first register actually represents Qbinary storage cells
 
and, since the contents of the successive registers are sums of
 
the contents of their predecessors, the cells in the second
 
and third registers each represent + 1 and P+ 2 storage
 
cells respectively.)
 
Next, switch 1 is switched and Y2 is read into the lower
 
register. This switching continues with each y., i odd, read
 
into the upper register and each yi, i even,into the lower
 
register.
 
In the meantime, the switches labeled with a 2 are 
switched, and the registers labe'ed-2 are strobed in such a 
way that yl + Y2, and yl - Y2 are successively read into the 
top register, and Y3 + Y4 and Y3 - Y4 into the bottom, etc. 
Similarly, the switches and registers labeled with a 3 
are switched and strobed so as to read, successively, 
yl + Y2 + Y3 + Y4 Yl + Y2 - Y3 - Y4 Yj - Y2 + Y3 - Y4' 
Yl - Y2 - Y3 + Y4 into the top register and Y5 + Y6 + Y7 + Y8' 
Y5 + Y6 - Y7 - YS' Y5 - Y6 + Y7 - Y8' Y5 - Y6 - 7 + y8 into 
Figure 4.U The Green Machine
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the bottom register.
 
Finally, the contents of these last two 
registers are shifted out and the contents of each 
lower cell alternately added and .subtracted from 
the contents of the corresponding stage in the 
upper register. Thus, the first such output 
is y + y + y + y + y + y + y + y , the 
1 2 3 4 5 6 7 8 
second y + y + y + y - y - y- y - y - y , the 
1 2 3 4 5 5 6 7 8 
third y + y - y - y + y + y -y - y , etc. 
1 2 3 4 5 6 -7 8 
It is easily verified that these successive outputs 
are, indeed, precisely the correlation coefficients 
of equation (1). Thus, it remains only to deter­
mine which of these outputs has the greatest 
magnitude, whether this magnitude exceeds some pre­
set threshold, and, if so, what its sign is, to 
complete the decoding. 
(As an aid in verifying that the desired 
correlation are in fact successfully formulated, see 
the timing diagram shown in Figure 4.9. A short 
arrow there represents an instant at which the switch 
in Figure 4.8 bearing the indicated label is switched, 
its direction indicating whether it is switched to 
the upper or lower position. Similarly, a long arrow 
represents a strobing signal to the indicated register, 
the direction of this arrow-denoting whether the upper 
or lower register is to be strobed.) 
4.3.4.2 	Detailed Green Machine Implementation
 
Figures 4.10 through 4.17 illustrate the
 
detailed logic required to implement a "Green
 
Machine" inner decoder. The decoder accepts the
 
demodulator output which is in the form of digi­
tized information representing a received code bit.
 
The logic design in this example is based on a two-bit
 
digitized input (two bits represent one received
 
undecoded message bit).
 
Table 4.8 
 defines the- sequence of operations
 
performed by the "Green Machine" in generating a four­
bit output code "symbol" from eight received input bits.
 
Registers specified in the sequences are illustrated
 
in Figures 4.10 through 4.13.
 
Addition and subtraction operations are
 
performed in two's complement representation of
 
signed binary numbers. The arithmetic unit performs
 
a subtraction by internally complementing the 1
 
lower output and adding a forced carry-in to the least
 
significant bit. 
Sign and overflow indications are
 
retained throughout the sUccessive addition and sub­
traction operations by providing both a sign bit and
 
overflow bit for the sum and difference. The most
 
significant bit represents the sign, with a "1"
 
indicating a negative number, 
The- second most signi­
ficant bit represents an overflow 
or underflow condition.
 
0.7"7
 
A"i" here zor a positive word indicates overflow,
 
while a "0" for a negative word indicates underflow.
 
Input A' of arithmetic unit number 1 (Figure 4.10)
 
is forced to a logic "l" when a subtraction is
 
performed.
 
Figure 4.10
 
Input Registers 1 and 2
 
2 A-Upper 2 B-Upper
 
2a-u Out 4-U 
1-u 1 -Upper I----"Out 3-U 
Arithmetic C -#Out 2-U 
From Unit -
Demod._ 

- Out I-U
 
B2- 2 hift R set 2 B-Upper 
Reset 1 U A2_ Reset 2A- U 
- Reset 1 Low r Out 2-L 
Reset 
 Shift Reset 2 B-L
 
2 A-L 2 -Lower 
4-BIT ADDER 
Out 4-U- B4 
-Out 4-L A4
 
Out 3-U----- B3
 
Out 3-L A3 
Out 2-U ---- 13  -4. 
Out 2-L A
 
Out l-U--B1
 
Out 1-L A 
Control (Add-Subtract)
 
42 Arithmetic Unit
 
#4-7P
 
TABLE 4.8
 
2UENCE FOR GENERATION OF A 4-BIT OUTPUT CODE "SYMBOL" FROM 8 RECEIVED BITS 
1. Bit i--"- Upper 
2. Bit 2 -- Lower
 
3. Add, Q U + ® L, Sum->W0A - Upper (1 + 2)
 
4. (a) AA U-4 B - U (1 + 2)
 
(b) Sub., Q U - 1 L, Diff.-± A - U = (1 - 2) 
5. Bit 3--@U
 
6. Bit 4 -- ) L
 
7. Add, ®U± + 1 L, Sum-4JA - L (3 + 4) 
8. (a) D A L- -® B - L -= (3 + 4) 
(b) Sub., b U - ® L, Diff.- A - L (3 -4) 
9. (a) Bit 5--) U
 
(b) Bit 6-Q L
 
10. Add, (Q B - U + 2 -L), Sum--) - IU (1 + 2) + (3 + 4) 
11. (a) U-)-C- 2U = (1 + 2) + (3 + 4)C) 
(b) Sub., (Q B - U) - ( B - L), Diff 3Q- 1U (1 + 2) - (3 +4) 
12. (a) A -U-Q B -U (1 - 2)
 
(b) ® A-L---- B -L= (3 - 4)
 
13. Add, 1 U + 1 L, Sum-@QA - U = (5 + 6) 
14. (a) )- 2U-- - 3U = (1 + 2) + (3 + 4) 
(b) ©- iu--oJ3- 2U = (1 + 2) - (3 + 4) 
(c) Add, ( © B - U) + (@ B - L), Sum--$O- 1U = (1 - 2) + (3 + 4) 
15. (a) C- 3U-3e.- 4U (1 + 2) + (3 + 4) 
(b) G) - 2U-)® - 3U (1 + 2) - (3 + 4) 
(c) - u-- - 2u = (1 - 2) 4 (3 - 4) 
(d) Sub., (®B - U) - (Q B - L), Diff.-,@- 1U = (1 - 2) - (3 -4) 
16. (a) A-U--Q B -U = (5 + 6) 
(b) Sub.,QU -QL, Diff-.--*QA - U = (5 - 6) 
TABLE 4.8 
(Cont.) 
17. 	 Bit 7-Q U 
18. 	 Bit 8- -L 
19. 	 Add, U + L L, sumQ A - L- (7 + 8) 
20. 	(a) QA - L--) B - L = (7 + 8) 
(b) 	Sub., Q U - QL, Diff.--j A - L = (7 - 8) 
21. 	 Add, ®0B -U+QB - L, Sum---G- 1L = Z75.+ 6) + (7 + 8)7 
22. 	 (a) Q- 1L--- 2L = -5 + 6) + (7 + 8L7 
(b) Sub., (Q B - U) - (QE - L), Diff =®1 -U = /15 + 6) - (7 +8j7 
23. 	(a) A U--C)B -U (5 -6)
 
(b) A-L -- B -L (7 -8) 
24. 	 (a) 0- 2L-->D- 3L = f5 + 6) + (7 + 8)7 
(b) 	 0- 1T-Q®- 2L = Z/5 + 6) - (7 + 8)7 
(c) Add, (0 B- U) + (Q - ), Sum- - 1L = [(s -6) + (7 - 8 L 
25. 	(a) 3- 3L-i0- 4T = Z(5 + 6) + (7 + 8)7 
(b) 	 379- 2L--- 3L = fls + 6) - (7 + 81, 
(c) 	 ®- 1L--®- 2L = Z(5 - 6) + (7 - 8j7 
(d) 	 Sub., (6D B - U) - (6 B - L), Diff.-r 1L /(5 - 6) - (7 -87 
26. 	 Add, (2- 4u) + (Q- 4L), Sum = (1 + 2 + 3.+ 4) + (5 + 6 + 7 + 8) 
Sub., (:D - 41j) - (0 - 4L), Diff. = (1 + 2 + 3 + 4) - (5 + 6 + 7 + 8) 
27. 	 Compare magnitude of sum with threshold (0) in B reg. (Ref.Fig.4 ,1 2 ) 
28. 	 If sum is larger: '­
(a) 	Transfer to B Reg. output code bits il, i2
, 
i3 = 000.
 
(i4 depends upon sign bit). Ref. Fig. 4.13
 
(b) 	Difference magnitude is compared with new contents of
 
B Reg. ( = Sum).- If difference is > sum, transfer
 
Diff-->B Reg., output code now: il , i2 , i3 001, 
(i4 depends upon sign bit). 
41 <C" 
TABLE 4. 8 
,(Cont'
 
-29. If sum (step 28 (a)) is less than -0-, Diff. is compared with
 
6. -If Diff.>0}, Diff. is transferred to B.Reg. Thus,
 
--based on sum, Diff. and sign of each, output code could be
 
one of following:
 
- ± I2 i3 i4
 
1 2 3 4
 
0 0 0 0 
0 0 0 1 
0 0 1 0 
0 a 1 
30. 	 (- 3U-3 3 4 = f(l + 2) - (3 + 4)7 
Q- 3L--t,- 4L = _(5 + 6)-- (7 + 8 
(- 2U-*®- 3U = .1 - 2) + (3 - 4
 
©- 2L-->- 3L [Z( - 6) + (7 - 8)7
 
J- lU--/-- 2U = [_(l - 2) - (3 - 4)7
 
.- lL-5Q- 2L = [(5 - 6) - (7 - 8)7
 
31. Repeat 	steps. 27, 28, and 29 for new contents of Q)- 4U and
 
© 	-4L. Output code can now be one of following:
 
i1 i2 
 3 4
 
0 1 0 0 
0 1 0 1 
0 1 1 0 
o 	 1 1 1 
32. 	 ®- 3U--- 40 ZT - 2) + (3 - 4)7 
0- 3---®)- 4L, =ZT - 6) + (7 - 8L7
 
®- 2U--/J)- 3U = ZT1 - 2) - (3 - 4?7
 
Q- 2L-®1 - 3L = ZT5 - 6) - (T- 8_7
 
3%.o 
TABLE 4.8
 
(Cont.)
 
33. 	 Repeat steps 27, 28, and 29 for new contents of 4U 
and ®- 4L. Output code can now be'one of the following: 
iI 
 i2 
 i3 
 i4
 
1 0 0 0
 
1 0 0 1
 
1 0 1 0
 
1 0 1 1
 
34. 	 3-3U--> - 4U 
0-3L-NQ- 4 
35. 	 Repeat steps 27, 28 and 29 for new contents of - 4U and 
- 4L. Output code can now be one of the following: 
i1 i2 i3 
 i4
 
1 1 0 0
 
1 1 0 1
 
1 1 1 0
 
1 1 1 1
 
The greatest magnitude of sum or difference transferred to
 
the 	B register thus determines the output code symbols, il,
 
i2 and 	i3 while the sign determines i4 ' If no sum or difference
 
was 	found to be greater than threshold, e, then the output
 
code 	is held at 0000 and discrete signal erasure (Fig. 4.12
 
remains 	at a logic "li".
 
This completes the sequence for generation of a 4-bit "symbol"
 
code from 8 received input bits. The process is repeated for
 
the next 8 received input bits.
 
---
---
Figure 4.11
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Figure 4.12
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FOUR-BIT CODE "SYMBOL" GENERATOR 
RES T
 
SUM OR 
DIFF. 
TO 
OUTER CODE 
DECODER 
-
IGN 
+ SIGN 
, 
R 
-4 
TRANSFER (A>B) 
The two bits of original information received from the
 
demodulator has expanded to six bits at the outputs of the
 
5 bit adder and subtractor (Figure 4.11.). An overflow bit
 
is added at each arithmetic unit, while an additional bit for
 
sign was also added at the first arithmetic stage. The mag­
nitude comparisons are made only on five of the six bit sum
 
and differences.
 
If the sign of the difference is negative (most significant 
bit = 1), the remaining five bits are complemented and 
incremented by one to restore the number from two's complement 
signed representation. The resulting number is then used for 
magnitude comparison. 
4.3.4.2.1. Timing and Control
 
A four bit output code "symbol" is
 
generated for each group of eight received input code
 
bits. This interval constitutes 2/15 of a millisecond
 
time span. The interval between received input code
 
bits (1/60th of a millisecond) is divided into 16
 
equal time pulses for basic logic operations
 
(Figure 4.14). The combination of the time counter
 
outputs to generate required control signals is illustrated
 
in Figure 4.15 through 4.17. It-should be pointed out
 
that the decoder operation described in the preceeding
 
paragraphs in approximately 42 microseconds. This allows
 
10 microseconds for a simultaneous addition and sub­
traction, then a compare and possible transfer of each
 
to the B register. These operations can be performed with
 
existing medium speed logic.
 
Figure 4.14 
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Figure 4.1b 
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4.3.4.2.2 Logic Packaging
 
The number of logic units required to
 
implement the inner code decoder described has been
 
determined to be approximately 51 dual-in packages.
 
This compares with 24 packages required to implement
 
the inner code decoder portion of the concatenated code
 
decoder described in Section 4.3.3.3. rne
 
I 
number of logic packages required to implement the
 
"Green Machine' inner code decoder for
 
received input code bits digitized to the number of
 
bits,4, equal 4, 6 and 8 have also been determined.
 
The numbers are as follows:
 
2 2 bits -- 51 packages 
X= 4 bits -- 56 packages 
2= 6 bits -- 65 packages 
it 8 bits -- 74 packages 
Based on the packaging methods proposed
 
for the breadboard version of the digital command
 
controller and various types of decoders, the following
 
table 4.9 has been prepared. This table compares
 
the complete decoder packaging requirements for the
 
different lengths,X , of digitized input bits, versus
 
the previous concatenated decoder. It also compares
 
the logic board requirements for the same configurations.
 
TABLE 4.9 
Previous Decoder with "Green Machine"inner pecoder
Decoder =2 Bits k =4 Bits A=6 Bits X= 8 Bits 
1. No. of Packages 65 92 97 106 115 
2. No. of Logic Boards 2 2 2 2 2 
4.3.4.3. 	Error and Rejection Probabilities Using
 
a Green Machine Decoder-

In tha following discus~ion it is assumed
 
that the input samples to the 'GreenMachine decoder are
 
unquantitized (i.e. that the number 2_ of quantiza­
tion levels is infinite.) In practice, of course,
 
will be finite, although experimental evidence
 
indicates that for-C 8 the quantization effect
 
is entirely negligable. In any event, the error
 
probabilities derived below will provide a bound
 
nr fl- results actaully attainable.
 
Let R denote the ratio of the signal energy
 
perinformation bit to the noise spectral density and
 k s
 
let R* =-- log m, with k and n denoting the
 
rs
o 
rs 
dimension and word length of the Reed-Solomon outer 
code and m the number of words in the biorthogonal 
inner code. (In the case of interest here, nrs = 15, 
krs = 9, and m = 16.) Then, if a word is identified as 
an erasure unless the magnitude of the largest output 
of the Green Machine exceeds Ofr, the erasure probability 
Rn 

is q =m { [erf (( 1 + G) R) - erf(((1-e) 	 (2) 
as is readily verified. Similarly, and under the
 
same conditions, the probability of an error is
 
2 
 Mn­
p= l-q-	 1 e er ( + 2 (3) 
Equations (2) and (3) have been evaluated on a digital
 
computer for various values of R and 0. The resulting
 
//- .
 
The results are presented in Tables 4.11 and 4.12.
 
The first table lists the results when the Reed--

Solomon outer decoder is designed only to detect
 
errors and erasures; the second when it is designed,
 
in addition, to correct up to two erasures.
 
It should be emphasized that these results do
 
not take into account the effects of quantizing
 
the Green Machine inputs to a finite number of levels.
 
Past experience indicates that 4 to 6 bit quantization
 
(16 to 64 levels) has a negligible effect on the
 
decoder performance, Coarser quantization (2 to 4 bits)
 
would undoubtedly have a deleterious effect on the
 
system performance although, in terms of the probabiZ
 
lity of a correct decision, the Green Machine should
 
perform at least as well as the algebraic inner decoder
 
discussed previously, (Note, however, that the func­
tions of the threshold G is different in the two
 
cases, so the two sets of results will not in
 
general show the same dependence on this parameter.)
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Table 4.11Erasure and Error Psobabilities
 
(Erasure Detecting and Two-erasure
 
Correcting Outer Decoder; Green Machine Inner Decoder)
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A comparison of the results tabulated in Tables
 
4.10 and 4.11 with orevious rpsuj-t using an algebraic
 
rather than a Green Machine decoder (cf. Table 4.5) leads
 
to the following conclusions: * (1) The Green Machine
 
decoder does generally result in superior performance mea­
sured in terms of the probability of a correct decision.
 
(2) On the other hand, the algebraic inner decoder is
 
more versatile in its ability to convert potential errors
 
into rejections. At low signal-to-noise ratios, in fact,
 
the error probability using the Green Machine is actually
 
larger than that using the algebraic approach under the same
 
conditions. (The Green Machine rejection probability is,
 
of course, smaller than that of its competitor in this case,
 
but that is small consolation.) (3) The performance of the
 
Green Machine concatenated decoder is essentially independent
 
of whether the outer decoder is designed to correct up to two
 
erasures or whether it is designed only to detect erasures.
 
(Compare Tables 4.10 and 4.11), (It is also quite insensitive
 
to the threshold 0 at least for Gc 1/2.)
 
Note: 	 The rpfgn.=mcr of 4t error rro-aility estiates 
discussed in Section 4.3.2 has not been taken 
into account in the tabulations in Tables 4.10 and 
4.11 in order to facilitate comparison with the
 
earlier results. The actual error probability will
 
be smaller than those listed in Table 4.10 by a
 
factor of approximately 10-7 and smaller than those
 
listed in Table 4.11 by a factor of approximately
 
2 x 0-5.
 
______ 
This last observation obviously suggests simplifying the
 
outer decoder so that it only detects erasures. This
 
reduces its gate count somewhat, partially compensating
 
for the increase in the complexity of the Green Machine
 
vis-a-vis the algebraic inner decoder. It has been determined
 
that the simplified outer decoder could be implemented with 21
 
fewer dual-in-line packages than needed for the outer
 
decoder described in section 4.3.3.4. Taking this
 
into account modifies slightly the comparison between the
 
concatenated decoder complexities as shown in Table 4.13
 
(cf. Table 4.9).
 
Table 4.13
 
Previous Decoder with "Green Machine"
 
Decoder decoder and erasure detecting
 
outer decoder
 
= 2 2= 4 2= 6 j= 8 
No. of Packages 65 71 76 85
 
No. of Logic Boards 2 2 2 2 2
 
I1,~
 
In conclusion, it appears that the advantage offered
 
by the Green Machine approach is marginal, but then so is
 
the increase in complexity of the associated equip­
ment. One consideration which might tip the scales in
 
favor of one of these two approaches is the relationship
 
between the error probability and the signal-to-noise
 
ratio R when the threshold 9 is allowed to vary with R.
 
This relationship has already been investigated when the
 
inner code is algebraically decoded (cf. Section 4.3.2)
 
Tables 4.6a and 4.6b). Analogous results using a Green
 
Machine inner decoder are presented in Tables 4.14 and 4.15.
 
Comparing these two sets of tables leads onlv to the conclninn
 
that, in general, a larger value of y is needed to achieve
 
the same result using a Green Machine. On the basis of the
 
evidence thus far developed, therefore, to it appears that the
 
choice as to whether to use a Green Machine or an algebraic
 
inner decoder can be made almost arbitrarily. Both offer
 
essentially the same performance for the same complexity.
 
&-ICl
 
Table 4.14 Green Machine Error and Erasure Probabilities
 
(0 = y(l + t1/50 R))1/2! 
Pe Pr 

1=0500000 
;qVqqQ9VA-oi0- -8;47351ZR-0 '0X 
.3, 6,982, 746U-0101l ?Q966-01

3 47 U7 ?74 D 0;- 9 -)'51r1--70-- U1-
t ,276?97PI0-0 6,4 i?379-01 
7.48649(16D-1cI 1.4?07308U-01 

S--4 9 V0"5 7--r -Z
P 4n9n
Wq0-Ph3 8 

90 o?59207F)-?q 3.32430930-02 
-4 U - I -2W ---- Q4 
Z=,700000
 
9,oqqs8 620-01 1.13839130-05 

7--$2
3B-s3Yrt]9s~ 
R,297r789-01 9.Q-A3557 7U-01

- - Z70-0q--TB fSO-3 
2.358453)]0-] 8:46 (317U-01: 

d.ou (-'1(I1 D6 i"JUl0 
_23923081- 2 ' 6o26012761-0±

-06
-- 67-S47P6 oZ-- - A2T,-
.=800000 
v o999675qD-0 3.2409168D-05 
1i.,539421D-o4 9.9854o870-01 
7;39Q47B U9M- -9T ff87;-f I 
7.58542741)-16h 9,72883S0[-011 .5-3 7 f)--2-1 - --9 .:.---g T q 
7 .868R774D-?7 9.?158900-01 
5 =,900000 
9 09991 r70 -0I 8,1301837D-05 
V":457-6-42P (-- -99q'i,T9" t -J1 
3.204214D-6 9.997336U-01 
7o2?30O8930-? 9,Q8352310-01 

-?q -

.456483 _9 C).6396 - 0 
= 1.00000 
1.8430855>D04
9.99815691>0l 
2o~t~ej 1583')t0-J 9 2'3 -ol4 o 
-33T -9 ' - D;-12. 4 5S346D-0R7T? 5 7 0--lT- 99qQ9P2310-0l-. o9-7W 2 L' I 
R
 
0oo000000
 
845000
 
1-; 28o 0 0" 
2,645000
 
4.80500D
 
5,44500-0
 
6845000
 
8- 4-0 500 (Y 
0 000000
 
p8450 00
 
1,280000
2' 645000 
33800 0
 
S445000
 
6 845000
 
50 
0.000000
 
1.280000 
2,6450'00
303800004 -- 05 0­
5,445000 
0000000
 
080000
 
Z°.10000 
3.:380000
 
4 805000 
0.000000
 
1.280000
 
6464 0.2 50"0 
3.380000
7.1?5626?0-25 9.9997358u-01 
3 - - - - '4,805000J-
4 -47R0 -4( 9 9997 9 r- I 
Table 4,15 Green Machine Error and Erasure Probalilities
 
(0 = y(6.845/R)1/2 
Pe Pr R
 
- -y ;-500000 
00 O0OO000 
q,20034230-14 iJ)O0000D+00 :845000 
5-4r0gnT"-D-n-2-T -.- no0o D+0 
27,-9 7 l33t--7- --9--9t 9W)7tYVI Iy,280000 
6o7156610-I? 9.A 485300-01 2,645000jj'~~t-J _ o ,q794j8t-Gi a3 flTOTf­
1.721481)f)-16 3,3Q7 3 847u-ol 4,805000 
-?;-4GffO~lVI~hrri-7 E-TnITF 1 5 o445000 
6°8450009.887A553)-2- 3.R2528440-02 
S;29??.. T r8-- -4-f tPT,-i 3 8.405000 
y .700000
 
l.6915790oD-5 1.UOofOnO,10+OC 0o000000
 
;,ol5R7ooD-3A 1 onJo000+OOC 1.280000 
t7 4-?V4-7r--c---9 P-9VS93 L--1 2-064.50GO 
lob69l96Al]-2 4 9,9q963350-Ol 3°380o0 
tz,331[-?9 9t7J13tu1 -*8o-0 
5. 7331474)-2 8,RoM?297)-01 5o445000 
17.6 -28-"--4afMt6-70tt-1 6 ; 845 0 YO 
2,33797440-28 1 3556306D-O1 8.4050o0 
Y P 800000 O¥OO-OflO
 
eo414 4IRU ,I vgt' O-M 7 °U U U845000 
5,72510510-46 3. 00OOO0U+O( 1 8,20000 
2.110r8741)-34 1.oOnOOOOL)+O( 2864000
 
~ 3.38000o 
1.113327RD-31 9.9967134U-0) 564*5-00 
y r-.900000
 
2-. 9974(6--P--S r- -1-,-ty( rO-0 -.- 0 1 0.000000 
3.05195830)-56 IOOUouO0D+OI .8450oo 
-. .4V' 14flt hU5t, iu uO3O 'i --- o-rlt­
Io035n4510-4 1,o00ooooD+Oi 2,645000 
6";295"33MWk-tZfr--- v0-10JU*0i 3,386000 
C,/14n4270-3 9.99Y99770-0 4,805000
 
T = o000000
 0,000000
3.1400131-107 1.000gO01 O 

T7"9T .--- 0 0 0-845-0-0 . 0 
1,280000l,287R63nD-57 1,uOO)000OD+O
7 -- Ol 3-6T %-7- 4 --o D 0002 ;64-0 
1i5732916fl-4? 1,o(OoO00D+ 0 3.386000 
b,1O i IQOufIOpp)upu m-4-5Tflv-U)('3 
1613' 
4.4 CONVOLUTIONAL CODES
 
A number of algorithms for decoding convolutional codes
 
have been explored. Until recently, the various sequential
 
decoding algorithms have aroused the greatest interest; lately,
 
the maximum-likelihood, or Viterbi decoding algorithm has re­
ceived considerable attention. Sequential decoders are generally
 
too complex and, because of their variable decoding rate, too
 
difficult to interface with to be considered for the application
 
of interest here. Viterbi decoders, however, are potentially
 
applicable if acceptable error probabilities can be attained
 
with moderately short constraint length codes. Investigation
 
of this possibility is the subject of the next several sections
 
of this report. The next section briefly describes the decoding
 
algorithm is translated into hardware and the number of packages
 
needed to implement such a decoder is-determined as a function of
 
the constraint length, the information rate, and the number of
 
receiver quantization levels. Finally, in Section 4.4.3 the
 
error probabilities attainable using this approach are estimated
 
as a function of these same parameters.
 
4.4.1 The Viterbi Algorithm
 
The principle of the Viterbi decoding algorithm
 
is to test the received sequence against all possible code
 
sequences, rejecting a particular sequence only when its
 
associated likelihood is guaranteed to be, and to remain,
 
at least as small as some still contending sequence. It is
 
easily verified that this can be done by retaining only
 
-
2k sequences in contention at any time, where K is the code
 
k-/cl 
sequences in contention at any time, where K is the code
 
constraint length measured in information bits.
 
A flow diagram of this algorithm is shown in Figure
 
4.18. The A\S 1 terms are monotone functions of the
 
correlations between the V successive channel symbols
 
representing an information bit (code rate = l/V) and each
 
K 
of the 2 binary V-tuples which could possibly have been 
transmitted. (e.g. AS. = X + R + X + ...+X with XS 1 2 3 Vi
 
a quantized _e-tuple representing a channel symbol and
 
Xi its complement.) The terms SR and A represent the jth
 
jh J 
5K bit shift-register and the jth accumulator, respectively,
 
and B. and S. their respective contents. The expressions B.0
J3 3
 
and B.1 indicate the contents of B augmented by adjoining,
 
3 3 
respectively, a zero and a one on the right of B.. Finally,
3
 
represents the number of bits used to represent each
 
channel symbol; i.e. the detector output is quantized to
 
21 levels.
 
With these definitions, the flow diagram of figure
 
4.18 should be self-explanatory. (The parenthetical word
 
"later" included at various steps in the algorithm refers
 
to the fact that the new contents of a shift register or
 
an accumulator are not to be read in until the present
 
contents are no longer needed. This delayed read-in is
 
accomplished in practice by duplicating all or part of the
 
associated registers. In any event, the terms Bj and S.
3
 
always refer to the contents of the associated registers
 
at the beginning-of the current iteration.)
 
/-l/0 6 
It is not difficult to verify that the'algorithm thus
 
represented does indeed reject only those sequences
 
determined to be less likely than at least one retainec
 
reference.
 
tlob
 
Start 
'Zetermine AS 1 and AS 2. Add
 
AS 1 to S1 andAS2 to S2 and
 
compare.
 
'ifA s + s1 sAs2 + s2 insert
 
(later) BI0 SR1 and S1 +AS- A!.
 
If AS1 + s1 >AS2 + S2, insert
 
(later) B20 SRI, and S2 +As2-A
 
Determine AS and AS 4. Add AS 3
 
to S1 and AS 4 to S2 and compare.
 
if As 3 + S 1 ! A s 4 + S2 insert (later) 
B 1 SR3 and S 1 +As 3 A3. If 
AS + s1 >tS 4 + $2' insert (later 
B21 + SR3 and S2 +as4 
 A3 .
 
even or odd
 
odd i even 
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2i-1 2i 
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2i-l J-- 2i 
A s2i to s.+1 and compare to Si and compare. 
Figure 4.8 Maximum-likelihood Decoding Algorithm
 
Flow Chart
 
(continued)
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if S2i-i + Si <-AS2i + Si+l If S2i-l + S - 2 i 
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 i-i 2i-1
K-2 K-I (i -2) or SR K-I1. 
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s. >As + s I+if Is + s >/AS2 i + S,S2i-i +S s2i +Si+ 1 S2i-i i-1 2
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other shift registers.
 
Start over 
Figure 4.8 Maximum- likelihood Decoding Algorithm
 
Flow Chart
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4.4.2 Implementation of the Maximum Likelihood Concolutional
 
Decoding Algorithm
 
4.4.2.1 General Description
 
Figure 4.19 is the block diagram for the maximum
 
liklihood convolutional decoding algorithm implementation.
 
The decoder input consists of VX -bit binary numbers
 
representing a received code bit from the quantizer
 
where the term V refers to the number of input channels.
 
The AS generator receives the quantized information
 
bits and converts them to 2 K arithmetic-sum increments,A S
 
(cf section 4.4.1). Starting with i = 1, the A.S
 
. 2i - 1 
and AS outputs are presented to adders 1 and 2, 
2i 
respectfully. These numbers are added to sums S and S. + 1i 1
 
which are stored in accumulation memories Ax-odd and even.
 
Accumulation memories Ax-odd and even and Ay-odd and even
 
are four separate memories with individual address selection.
 
Dotted lines indicate that memory utilization alternates
 
with each cycle of decoder operation, a cycle ending with
 
the generation of.an information bit (i = 2 K-). Memories
 
Ax-odd and Ay-odd contain odd locations one through i - 1,
 
while memories Ax-even and Ay-even contain even locations
 
K-1
 
two through i; max i = 2 
A comparison in performed on the outputs of the two 
adders and the lesser sum is stored in memory Ay-odd, 
location 2i - 1, and the least sum register (L.S.R.). 
At this time the contents of output memory locations.
 
B and B are read into shift registers 1 and 2
i + 1
 
Figure 4,19-

Block Diagram Maximum Likelihood
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Bit Out
 
Shift Register 2 1 or 0
 
respectfully, and shifted one place to the left. if 	the
 
AS + S sum is lesser, a logic "0" is-loaded into 
2 i 7 1 i 
the least significant bit position, and the contents re­
turned to location B
 
i 
If the AS + S sum is lesser, the contents 
2i i+ I 
of shift register 2 are shifted left one place, a logic 
0 loaded into the least significant bit position, and the
 
contents written into location B
 
i 
The sequence now repeats for i = 2. A AS term 
2i - ! 
is addee to accumulated sum S , while A S is added to 
i-i 2i 
S and the resulting sums compared. The lesser sum is stored 
i 
in memory Ay-odd location 2i - 1, and is compared with the 
contents of the L.S.R. If the sum is less than the contents
 
of the L.S.R., the sum is loaded into the L.S.R. Contents
 
of output word memory location B2i - are read into 	shift
 
register 2 if S2i - 1 + Si - 1 is lesser sum. A logic
 
"l" is loaded into the least significant bit of shift re­
gister 1 and the contents written into location B2i - i" 
When A S + S is the lesser sum, the contents of
 
2i i
 
B are read into shift register 1. A logic "l" is
 
-

1
2i 

loaded into the least significant bit position of shift
 
register 2 and the contents written into location B
 
2i - 1
 
4.4.2.1.1 	 Output Bit Determination
 
K-1
 
The above sequence is repeated until i = 2
 
at which time the output word memory locations correspond­
ing to the least sum is read into shift register 1. The
 
most significant bit of the register represents the infor­
mation bit.
 
4'- / //
 
A new cycle is now started.for generation of the
 
next information bit. During this cycle, the accumu­
lated sun terms, S, are read from memories Ay-odd
 
and even, and the new sums stored in memories Ax-odd
 
and even. It should be pointed out that new sums are
 
always stored in odd locations (one through i - 1) 
first, then even locations (two through i). 
4.4.2.1.2 Accumulated Sum Normalization
 
To prevent overflow during the successive
 
addition operations, the new sums are normalized when
 
the most significant bit in each sum generated during
 
a cylce is a logic 1. When this condition is detected,
 
the most significant bit if each S term read from Ax
 
or Ay during the following cycle is set to a logic "0".
 
4.4.2.2 Detailed Sequence Operation
 
Table 4.16 defines the detailed sequence of
 
Dperations required to generate one bit of information
 
from quantized input bits, with K = 3 (cf. figure 4.19.)
 
Table -4.16
 
Detailed Sequence of Operation, K = 3
 
i = 1 
1. (a) Form AS1 and AS2 (Ref. Fig. 4.18) 
(b) Read C(Memory Ax--odd location, 1) = 1 
(c) Read C(Memory Ax-even, location 2) =S 2
 
2. (a) Add: S 1 + S1 
(b) Add: AS + S2 
(c) Read C(Output Memory location 1) Bl ->Shift Register I
 
(d) Set Shift Register 1 LSB = 0
 
B ->Shift Register 2
(e) Read C(Output Memory, location 2) = ­
(f) Set Shift Register 2 LSB = 0
 
3. Compare: A S1 + Sl and AS2 + S2 _­
(a) if 	 As1 + s s 2 + S2 
As 1 + S1 --->Ay-odd, location 1 
-- L.S. Register 
Increment Most Significant Bit Counter (MSBCTR) if MSB = 1 
c(Shift Register 1) 'Bl 0-Output Memory location 1 
Set Least Sum Address (LoS.A.) = 1 
(b) 	If As 2 + S2 <As 1 + S 1
 
/S2 + S2 Ay-odd, location 1
 
-- L.S. Register
 
Increment MSB CTR if MSB = 1 
c(Shift REgister 2) = 2 0-3'Output Memory Location L 
Set L.S.A. = 1 
i= 2 
4-11 3 
4. (a) FormA S3 andAS4 
(b) Read c(Ax-odd,location 1) = S1
 
(c) Read c(Ax-even, location 2) = S2
 
5. (a) Add: As3 + Sl 
(b) Add: A S4 + S2 
6. CompareAS3 + Sl and AS4 + S2; 
(a) If S3 + Sl $4 + S2; 
AS3 + Sl--Ay-odd, location 3
 
Increment MSBCTR if MSB = 1
 
c(Output Memory Location 3) = B3---Shjft Register 2
 
Set Shift Register 1 L.S.B. = 1
 
c(Shift Register 1) = B l--->Output Memory Location 3
 
1. CompareAS3 + Sl and c(L.S.Register) 
IfAs3 + Sl . c(L.S.Register); AS 3 + SI--L.S. Register 
Set L.S.A. 3 
(b) 	If AS + s < As + S
 
4 2 3 1
 
As 4 + S 2 --- Ay-odd,,location 3
 
Increment MSBCTR if MSB = 1.
 
c(Output Memory Location 3) = B3--Shift Register 1
 
c(Shift Register 2) = B21--* Output Memory Location 3
 
1. Compare 	As + S2 and c(LS Reg.) 
IfaS + S < c(L.S. Register); AS + S --- > L.S.Reg.4 2 4 2 
Set L.S.A. = 3 
i = 3 
---
7-	 (a) FormA S5 andAS 6 
(b) 	Read q(Ax-odd, location 3) = 3 
(c) 	Read c(Ax-even, location 4) = S4 
B. 	 (a) Add: AS 5 + S 
(b) 	Add: As 6 + s4
 
(c) 	c(Output Memory Location 4) = B4-Shift Register 2 
9. Compare AS + S with As 6 + S4
9.omar A5 3
 
(a) 	IfAS5 + S 3 -<As 6 + S 4 
As 5 + s3 >Ay-even, location 2 
Increment MSBCTR if MSB = 1 
Set Shift Register 1 L.S.B. = 0 
c(Shift Register 1) = B3 0--> Output Memory,Location 2 
1. 	 Compare AS 5 + S3  and c(L.S.Register) 
IfAS 5 + S < c(L.S. Register); AS5 + S3->L.S. Reg. 
Set L.S.A. - 2 
(b) 	 IfaS 6 + s4 <AS 5 + S3 
AS 6 + S4 -> Ay-even, 	location 2
 
= 1
Increment MSBCTR if MSB 

Set Shift Register 2 L.S.B. = 0
 
0----> Output Memory, Location 2
c(Shift Register 2) = B4 

1. 	 Compare A S6 + S4 and c(L.S.Register ) 
ifAS *+ S < c(L.S.Register); AS + S,->L.S. Register6 	 46 4~ 

Set L.S.A. = 2
 
i =4 
$/.. i 
10. (a) FormL S 7 andAS 8 
(b) 	Read c(Ax-odd, location 3) = S3 
(c) 	Read c(Ax-even, location 4) 4 
11. (a) Add: AS 7 + S3 
(b) 	Add: As 8 + S4 
12. 	 compareAs 7 + S3 andAS + S4
8 

(a) 	 IfAS7 + S3<As 8 + S4
 
AS + S -- Ay-even, Location 4
7 3 
Increment MSBCTR if MSB = 1 
Set Shift Register 1 LSB = 1 
c(Shift Register 1) = B31--->Output Memory, Location 4 
i. 	 CompareAs 7 + S3 and c(L.S. Register) 
If'AS7 + S 3 < c(L.S. Register); AS 7 + S 3 -L.S.Register 
Set LSA = 4 
(b) 	ifA S 8 + S4 < AS 7 + S 3 
AS 8 + 	S4->Ay-even, location 4 
Increment MSBCTR if MSB = 1
 
Set 	Shift Register 2 LSB = 1
 
c(Shift Register 2) = B4 1- Output MemoryLocation 4
 
1. 	Compare As 8 + S4 and c(L.S. Register) 
IfAS + SA < cL.S.Register);As + S4 --L.S. Register 
Set 	L.S.A = 4 
' /i (
 
13.
 
c(Output Memory, Location = L.S.A.)--+ Shift Register 1
 
.Output MSB of Shift Register 1 = Information Bit
 
14. Read c(MSBCTR)
 
If c(MSBCTR) = 4; Set Normalize Flag. 
(Next cycle, MSB of S terms from Ay-odd and
 
even will be set to logic "0" as they are
 
read out of memory.)
 
-9-"2/
 
4.4.2.3 Logic implementation
 
The proposed implementation or the aigoritnm is
 
essentially a serial configuration, with a small degree
 
of parallel hatdware for certain functions. A serial
 
implementation greatly reduces the total logic
 
requirements compared with a totally parallel confi­
guration, but reduces the overall decoder speed of
 
operation.
 
The incremental sumsAS, are generated two at a
 
time to allow two new sums to be formed at the same time.
 
This operation also requires duplicate adders and two
 
memories, Ax-odd and Ax-even, for the S terms. An addi­
tional set of memories, Ay-odd and Ay-even, are utilized
 
to allow the storage of new sums without buffering or
 
serialized read-write operations. The use of semi­
conductor memories which provide up to 256 bits Of
 
storage in one dual-in-line package is an important
 
factor in reducing the total logic requirements.
 
The configuration illustrated in the block diagram
 
of Figure 4.19 can be utilized for values of K up to and
 
including 9. The output memory is paralleled for the K = 10
 
con~iguration to save time required for storing contents of
 
some locations in "spare" locations for later use.
 
The logic which will be described here was selected
 
to implement a decoder for illustrative purposes with K = 3, 
V = 2, andX= 3. 
4.4.2.3.1 LiS Generator
 
Figure 4.20 is an example of the logic
 
required to implement the two termsA S2i_l and AS 2ifor a two
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channel input (V = 2) with three bits per channel UQ = 3). 
Channel land 2 information is received in input registers 
1 and 2 respectively, then transferred to the input buffer 
from which the A S terms are formed. Input buffers are 
required since the channel 1 and channel 2 inputs are 
supplied sequentially rather together; both words must be 
present for generation of the 'S terms. 
The true and inverted functions are both supplied
 
to the 4-bit adders to allow the generation of A + B,
 
A + B', A' + B or A' + B' type terms, as required by the
 
algorithm described in Section 2 of this report.
 
:.4.2.3.2 S + S Adders and Comparator 
The A S + S adders are comprised of a 4-bit adder 
and a 2-bit adder connected together to form a 6-bit adder 
(Figure 4.21).. It can be shown that a decoder implemented 
fcr K = 3, V = 2 and 1 = 3 requires 6 stages for the 
AS + S sum to ensure no overflow before normalization. 
The normalization procedure, as mentioned in 4.4.2.1 
consists of a check on the most significant bit (MSB) of 
each stored sum. When the MSB of each sum (ALS + S) stored 
during a cycle is a logic "1", then each MSB is changed 
to a logic "0" during the next cycle prior to addition 
with a AS term. 
4.4.2.3.3 Accumulation Memories (Reference Figure 4.22)
 
Four separate memories are utilized for storing
 
the accumulated sums (S) during the decoding process.
 
<A'/ />) 
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The memories, Ax-odd, Ax-even, Ay-odd and Ay-even each
 
x 6 bit units. For the general case
consist o9 2 word 

the memory size required is 2K-1/2 words byI + 3 bits.
 
The savings in logic over the use of registers becomes
 
appreciable as the value of K increases. As an example,
 
for K = 8, 8 memory D.I.P.s (each 64 words x 4 bits) are
 
sufficient to implement the accumulation memories. Using
 
registers (8 bits per D.I.P.) the requirement would be
 
-
2X , or 128 D.I.P.s.
 
A memory access time of approximately 10 nanoseconds 
is required for the decoder configuration with K = 10. 
Memory packages are available in this speed range using 
current mode logic for address logic and storage cells. 
These units are available only in the 16 word x 4 bit 
configuration, however, requiring a relatively greater 
number of packages. 
4.4.2.3.4 Least Sum Address Generation
 
The least sum address logic (Figure 4.23) provides
 
a means of recording the accumulated sum address which
 
contains the smallest sum. This same address is then
 
used to select the location in output memory from which
 
the output bit (most significant bit) is read.
 
As each sum is stored and compared with the contents
 
of the least sum register (LS Reg.), the inputs to the
 
encoder are sequentially enabled (via control). The
 
encoder generates a 3-bit code which is applied to the
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3-bit 	storage register only if the signal SUM <c(LS Reg.)
 
is present. Thus the last least-sum address is stored in
 
the register from which it can be used to address the
 
output memory'.
 
The particular configuration shown is capable of
 
addressing 0-7 locations. Duplicating the logic provides
 
addressing for 0-64 locations.
 
4.4.2.3.5 	 Output Memory and Shift Registers (Figure 4.24)
 
A 5(K) bit semiconductor memory, in connection with
 
two 5(K) bit shift registers, is utilized for the infor­
mation output-bit generation. The specific word size for
 
K = 3 is 4 words. The general case requires a memory
 
- - 3
word size of 2K + 2 K , the latter term supplying
 
intermediate storage locations necessary when K is > 3.
 
During each cycle the contents of certain locations must
 
be retained for later utilization.
 
Data is read from memory into either shift register
 
where it is shifted one pulse to the left. A logic 0 or I,
 
according to the algorithm, is loaded into the least
 
significant bit position before the data is written back
 
into memory.
 
The time available for reading data from locations
 
and placing in temporary storage is insufficient when
 
K = 10. For this configuration, two output memories are
 
required., Data is read from one memory and stored in the
 
other during a given cycle; the operation being reversed
 
during the following cycle.
 
4.4.2.3.6 Timing and Control 
The decoder cycle repeats every 1/18th millisec 
(;56 usec) which is the time between information bits 
for a transmission rate of one 18-bit message each 
millisecond. Figure 4.25 shows a 1.14 MHz clock rate 
counted down by stages A through F to provide the 
56 usec interval. An additional stage, G, is required 
to select the Ax, Ay memory read-write functions which 
alternate each cycle. 
TABLE 4.17 
CLOCK FREQ. 
(MHz) 
BASIC TIME 
INTERVAL = 1/f 
(nano-sec.) 
2 
.570 
1750 
3 
1.14 
875 
TIMING REQUIREMENTS 
K 
4 5 6 
2.28 4.56 9.12 
437 218 109 
7 
18.24 
55 
8 
36.48 
28 
9 
72.96 
14 
10 
114 
7 
A 4 to 16 line decoder provides the basic time 
pulses T1 through T16 for control functions. Table 4.17 
defines the clock rates and basic time pulse duration for 
values of K from 2 through 10. High speed TTL logic is 
required for time-pulse generation with K = 7 and 8. For 
K = 9 and 10, current mode logic, such as MECL I, is 
required for parts of the time-pulse generator. 
Figure 4.26 shows a typical timing diagram for K = 9. 
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14.4.2.3.7 Packaging Requirements
 
Table 4.18 lists the number of logic
 
packages (D.I.P.s) required to implement the decoder
 
for various values of K, V and2. This is the type
 
of breadboard implementation which was proposed for
 
the command controller and the previous decoders.
 
TABLE 4.18
 
PACKAGE REQUIREMENTS FOR VARIOUS DECODER CONFIGURATIONS
 
K
 
V 2 3 4 5 6 7 8 9 10
 
2 40 43 50 56 61 77 94 136 285
 
1 3 42 45 52 58 63 79 96 138 287
 
4 44 47 54 60 65 81 98 140 289
 
2 41 44 51 57 62 78 98 144 300
 
2 3 44 47 54 60 65 81 101 147 303
 
4 46 49 56 62 67 83 103 149 305
 
2 46 49 56 62 67 83 103 149 305
 
3 3 50 53 60 66 71 87 107 153 309
 
4 52 55 62 68 73 89 109 155 311
 
2 46 49 56 62 67 83 103 149 305
 
4 3 52 55 62 68 73 89 109 155 311
 
4 56 59 66 72 77 93 113 159 315
 
4.4.3 	 Error and Rejection Probabilities for Maximum
 
Likelihood Decoding of Convolutional Codes
 
Most of the known results concerning the probability
 
of an error in decoding convolutional codes using the
 
Viterbi algorithm have been obtained by simulation.
 
While these results are universally concerned with error
 
probabilities considerably larger than those of interest
 
here, they are easily extrapolated down to the range of
 
interest. Doing so, one immediately concludes that
 
ordinary Viterbi decoding does not achieve the desired
 
error probability at the signal-to-noise ratios operative
 
here for any constraint length K 10. Yet the complexity
 
of equipment needed to decode codes having constraint
 
lengths greater than 10 clearly precludes their further
 
consideration, at least for spaceborne applications
 
(see Section 4 4.2).
 
Tt is possible to decrease the probability of an error,
 
however, by rejecting those decoded bits which do not appear
 
to be sufficiently reliable. (This, of course, was the
 
technique used to reduce the word error probability asso­
ciated with the block codes studied earlier.) The Viterbi
 
algorithm for decoding convolutional codes involves the
 
-
calculation of a number for each of the 2K 1 currently
 
most"likely code sequences. This number is a monotonically
 
decreasing function of this likelihood of its associated
 
sequence. An obvious rejection technique in this case,
 
therefore, is to compare the two smallest of these numbers.
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If these numbers are sufficiently different, it can be
 
concluded that the sequence corresponding t'o the smallest
 
number is significantly more likely than any other sequence
 
and hence can safely be accepted as thecorrect sequence.
 
As soon as this difference drops below some threshold
 
value, however, this conclusion no longer holds, and
 
no sequence should be accepted as correct. In this case,
 
the decoded bits will be rejected, and will continue to
 
be rejected until this difference again exceeds the re­
jection threshold. (Another advantage of this rejection
 
approach over some of its potential competitors is that
 
it represents only a small increment in the amount of
 
hardware needed to implement the decoder; an increase by
 
about four DIP's in the package counts of the previous
 
section should be sufficient.)
 
To judge the effectiveness of incoporating a rejection
 
criterion in the decoding algorithm consider the following
 
situation. Suppose the decoded sequence is the correct
 
sequence up until some time to and that the (eventual) 
decoded sequence and the correct sequence diverge at that 
point. Then at time t + 5KTb(with Tb the information bito 

period) the decoder output will be in error (assuming the
 
decoder registers are 5K bits long) unless it is rejected by the
 
rejection criterion. The sequence of bits received over
 
the interval (to,to + 5KTb) can consequently be regarded as
 
a word from a block code of word length n = 5KV.
 
Thus the probability of an error and of a rejection can
 
be estimated using the techniques of section 4.2,3
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To apply those results to the present situation
 
consider first the case in which=J1 (the notation is as
 
in the sections of 4.4.1 and 4.4.2) and in which a
 
decoded bit is accepted-if, and only if, the differen­
(e2-eI) (with the Hamming distance separating the
e2 
received n-bit (n = 5KV) sequence from the nearest com­
petitor to the decoded sequence, and with el the distance 
separating the received and decoded sequences) is less 
than or equal to d-(d -1). Here d is Lhe minimum Hamming 
separating any two n-bit "words", and d0 is an integer in 
the range 1 : do 5 d. A correct acceptance of a decoded 
bit will certainly be made, using the rejection criterioi.
 
described, if e1 c (d -1)/2 since then e- el, must exceed
 
the specified threshold, Similarly, eI must exceed
 
d-(do/2) in order to cause an error. Thus, with Pe and Pr
 
the error and rejection probabilities respectively, we have
 
p + dl I (la)Pe PIr e . > 2 
Equations (la)and (lb) can be approximated using the
 
approach detailed in section 4.2.3 leading to the bounds
 
Pe ! P(2d-d o + 1) (2a) 
n" 
and
 
P + Pr <P (ro) (2b)
 
- (nRx)/2 
where P(x) = e 
Here R denotes the ratio of the signal energy per channel
 
-symbol to the noise spectral density and n is as pre­
viously defined. The constant .687 in the exponent of the
 
P(x) defined in the section 4.2.3 is replaced here by
 
1/2 since, when,( 1, erasures are not acknowledged. A
 
retracing of the argument presented in that section guickly
 
establishes that the correct constant should indeed be 1/2
 
when no erasures are allowed.
 
At 	the other extreme, when 2 = o, a similar argument 
leads to the conclusion that * 
P P(4d-2do±2
 Pe zzP(-) 	 (3a)
,e= 
and p. + p tp(2d) 	 (3b)

re 
with P(x) as previously defined.
 
IIt remains only to find 
appropriate values of d to
 
complete the desired bounds. But this is easily accom­
plished upon observing that, for convolutional codes,
 
d < minh d [h + K-l)V,h] 	 (4)-

* 	 cf. G. D. Forney, Jr.,"Generalized Minimum Distance 
Decoding," IEEE Transactions on Information Theory, 
IT-12, p. 125, 1966. 
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where aQifr,) is tne maximum minimum aistaace attalnaDie witn
 
,an (n,k) block code andh ranges over all non-negaLive
 
integers. "(This bound follows immediately upon noting
 
that the minimum weight of a convolutional code word
 
generated by an information sequence, the irst and last bits
 
of which are separated by a distance of h + K-I or less,
 
is thus bounded, and that convolutional codes are linear.)
 
Using the Griesmer bound on d(n,K) then establishes the
 
bounds of Table 4.19,
 
Table 4.1.9
 
Bounds on the Maximum Minimum (free)
 
Distance d Attainable with Constraint Length
 
K, Information Rate 1/V, Convolutional Codes
 
4
3
V2
K
 
2 4 6 8
 
4 6 10 12
 
6 8 13 18
 
8 11 16 22
 
10 12 20 27
 
While these results are bounds on d, they seem to
 
be attainable, or nearly so, for all values of K and V
 
of interest here.
 
rable 4.20 reflects the bounds of equations (2a) 
(2b),(3a) and (3b) when RV = 6.845 (corresponding to an 
uncoded error probability of 10 
-4) and when the distances 
d are as listed in Table 4.19. The numbers listed show the
 
bounds on the rejection probability Pr when do is chosen
 
to yield an error probability bound of 10-18. The bound
 
denoted "upper" refers to the bound of equation (2b) with
 
do so chosen that the bound of equation (2a) is at most
 
10- i. Similarly, the "lower" bound refers to the bound of
 
equation (3b) with do so chosen that the bound of equation
 
18
 (3al is at most 10- . The dashed entries indicate values of
 
K and V fot which even the lower bound on Pe exceeds 10
- 18
 
regardless of the value of do.
 
Not surprisingly, the differences between the upper
 
and lower bounds indicated is Table 4.19are large. Nevertheless,
 
it does seem apparent from these results that a V of 3 or 4
 
and a K'of at least 6 and more likely of 8 or 10 is needed
 
to achieve the desired error probability with a sufficiently
 
small rejection probability. Furthermore, these bounds refer
 
to the probability of the first error and first rejection.
 
Clearly, when a bit error or rejection does occur it Will with
 
high probability be followed by a sequences of errors and
 
rejections. Since a data word will-have to be rejected
 
whenever any one of its bits is rejected (and is in error
 
whenever one or more of its bits are in error), each "first"
 
Table 4.20 
Rejection Probability Bounds 
V 2 3 4 
-Logl 0 Pr -Logl0 Pr -Logl0 Pr 
Lower Upper Lower Upper Lower Upper 
2 
4 - 1.96 0 
6 5.88 0 7.84 0 8.82 0 
8 14.7 0 13.72 0 14.7 0 
10 17.64 0 21.56 2.94 22.05 2.35 
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error or rejection will generally give rise to a
 
sequence of several data word errors or rejections.
 
Thus; a K as large as 10 may indeed be required to
 
achieve the desired performance.
 
4.5 WORD SYNCHRONIZATION
 
The most Araightforward, and, in the case of the command
 
system, the most appropriate method for initially establishing
 
synchronization between the transmitter and receivers is to
 
transmit a synchronization prefix. This would consist of a
 
pure tone of sufficient duration to bring the receiver
 
phase-locked loop into lock, followed by a sequence of phase
 
reversals to allow the receiver to establish bit synchronization,
 
followed in turn by a known bit sequence for establishing
 
word synchronization. The demodulated signal would be routed to the
 
decoder only after the word sync sequence-has been positively
 
identified. Finally, no output from the decoder would be
 
recognized as a code word until a predetermined command is
 
received and decoded. This event would then initiate an
 
acknowledgement establishing the coherent acknowledgement
 
link needed for the command system to operate properly.
 
Clearly, such an acquisition procedure can be made to be
 
extremely reliable. Decoding begins only when all sync devices,
 
phase-locked loop, bit synchronizer, and word synchronizer,
 
have identified specific events, and then only after a prescribed
 
command is received. A potentially much more vulnerable
 
situation arises,, however, if an initially synchronized system
 
should somehow loose synchronism without detecting this event.
 
Since the received signal may still be strong, the demodulator
 
could continue to operate and the decoder would receive and
 
attempt to decode a signal which appears to be valid but
 
when decoded bears little resemblance to the transmitted message.
 
enabling the decoder to recognize that a loss of synchronism
 
has indeed occurred.
 
The (8,4) 4inner code is rendered-reasonably invulnera­
ble to mis-synchronism by adding almost any random binary
 
8-tuple to each code word. One good choice is the 8-tuple
 
00001101. (This sequence can be generated using only two dual­
in-line packages. Thus neither the encoder nor the decoder com­
plexity is significantly affected by this modification.)
 
It has been shown*that any overlap of two words from the resulting
 
code is quite unlikely to be a true code word. More specifically,
 
suppose the decoder is out-of-sync by one bit (i.e. the decoder
 
begins decoding either one bit early or one bit late).,
 
Then, in the absence of transmission errors, it will never see a
 
true code word. Half the words it sees, on the average, will in
 
fact differ from the nearest code word bit one bit and half by
 
two bits. An identical statement holds when the decoder is
 
out-of-sync by two bits. When it is three bits out-of-sync,
 
an overlap word can be identical to a code word, but this
 
th
happens only 1/16 of the time on the average. Half the time
 
the overlap word will differ from the nearest true word-by one
 
bit, and 7/16th of the time by two bits. Fianlly, when the
 
decoder is four bits out-of-sync, all overlap words differ by
 
exactly two bits from the nearest code word.
 
It is therefore clear that when a sync error does occur
 
the inner decoder will see a bit sequence which bears little
 
resemblance to a sequence of true code words, and will hence
 
F. D. Natali, "Synchronization Properties of a Near-Comma-Free
 
(8,4) Code", IEEE Transactions on Communication Technology,
 
Vol. COM-17, p. 500, Aug. 1969.
 
reject a large percentage of these overlap words as undecodable
 
The outer decoder will then with high probability see more
 
than two erasures in a given word, and, consequently, it too
 
will reject the sequence as undecodable. Accordingly, virtually
 
all words transmitted to the mis-synchronized decoder will
 
be rejected. The command system will be informed of this fact
 
via the acknowledgement link and will be forced to re-enter the
 
acquition mode in order to bring the errant decoder back into
 
synchronism.
 
To be more quantitive about the probabilities involved,
 
suppose the decoder is one bit out of synchronism and, for the
 
moment, that the received signal-to-noise ratio is infinite.
 
Then, with probability 1/2, the inner decoder will see a word
 
containing two errrors and hence will treat it as an erasure.
 
With probability p1 -11-3 x 10- 3 , the 6uter decoder will see
 
more than two erasures in any 15-symbol word and will therefore
 
not attempt to decode it. Even if the input to the outer
 
decoder contains fewer than three erasures, the non-erasured
 
symbols will in effect appear to be a complexity random symbol
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sequence and will with probability p2' 1-1/6 x 10 or greater
 
differ by at least one symbol from any Reed-Solomon code word.
 
Thus, the probability of such a mis-synchronized word not being
 
8
rejected is on the order of 5 x 10- or less. At finite signal­
to-noise ratios when the probability of an erasure is no longer
 
zero, the rejection probability p should actually increase
 
considerably. This is because even words containing one error
 
are rejected, using the prescribed decoding algorithm, if such a word
 
also contains one or more erasures. -Hence, the probability that the
 
outer decoder finds its input sequence decodable should actually
 
be considerably less than 5 x 10- In any event, to arrive
 
at the probability of an error due to mis-synchronization
 
this probability must be multiplied by the probability of an
 
undetected loss of synchronism. The undetected loss-of­
synchronism probability will be extremely small at the signal­
to-noise ratios of interest here so long as the bit synchronizer
 
is properly designed. Thus, the possibility of an error due
 
to mis-synchronism does not seem to pose a serious-threat
 
here if adequate measures are taken in the system design.
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4.6 SUMMARY AND CONCLUSIONS
 
Four different coding schemes have been examined in some
 
detail: BCH coding and algebraic decoding; projective and
 
Euclidean geometry codes and threshold decoding; Reed-Solomon
 
outer, biorthogonal inner codes, and concatenated decoding,
 
and convolutional codes with Viterbi decoding. Investigation
 
of the second of these schemes did not proceed as far as a
 
detailed decoder package count since, for the error probabilities
 
of interest here, the resulting decoders were almost certain to
 
be at least as complex as those of the first scheme. The
 
complexities (measured in DIP's) of the decoders required to
 
achieve minimum performance (defined here as Pe ! 10­
-2
 
Pr< 1 0 ) are listed in Table 4.21. The associated error and
 
r-4
 
6.845 so that p(uncoded) = 10-4
rejection probabilities at R = 

are also summarized in Table 4.21.
 
Table 4.21
 
Decoder Package Requirements vs. F ana ±r
 
Type of Package Pe Pr References
 
Decoder Count
 
17 -2 Tables 4.3, 
BCH* 136 3 x 10 10 4.4.A (63,16)
 
BCH* 	 -17
 
-
(127,54) 	 243 2.5 x 10 2 x 10 Tables 4.3,
 
__4.4A 
Concatenated
 
w. Algebraic -20 3 Tables 4.5,
 
Decoder 65 4.6 x 10 4.5 x 10 4.6
 
Concatenated 76 	 -21 3
 
w. Green (f= 4) 2.7 x 10 4.9 x 10 Tables 4.11, 
Machine 4.12 
18  	 3
Convolutional t iii 10-	 10- Tables 4.18,
 (, = (K = 8, V = 3)" 3) 	 4.19 
w. Viterbi
 
Decoder
 
* 	The BCH error and rejection4probabilities correspond to
 
an R of 6.55 (p = 1.G x 10-4)
 
J- The convolutional code error and rejection probabilities are rough
 
estimates. 	 The package count of Table 4.19 is here increased
 
by four to provide the necessary bit rejection capability
 
(n-f. rsction 4.4.3) 
It should be recalled that the P 'figures listed in this table
 
e
 
were.all more or less based on the assumption that anerror
 
pattern involying more than d-(do-l)/2 symbol errors automatically
 
causes a decoding error. Actually this-is true only for close-packed
 
codes, and then only if do=d. In all cases of interest here
 
do is considerably less than d. The result is that many events
 
identified as errors in the preceeding analyses would actually
 
result in rejections, not errors. This statement was supported
 
quantitatively in section 4.3.2 for the concatenated code case;
 
it also applies (although not to the same degree) to the
 
other coding schemes as well.
 
It might be argued that as a result the coding schemes
 
investigated here are more powerful than they really need to
 
be to achieve-the desired performance. Actually, this added
 
margin is extremely valuable to have, for example, when the
 
possibility of deep fades is taken into account. For then
 
the probability of an error pattern of greater than critical
 
weight can become significantly larger than the design value
 
-18
 
of 10 (cf. Tables 4.7, 4.8). The fact that only one out
 
of, say, l07 such patterns actually result in decoding error is
 
extremely desirable for precisely these eventualities. In any
 
event, the advantage of the concatenated approach vis-a-vis
 
the other methods seems apparant from Table 4.21. The choice
 
between the Green Machine and algebraic inner code decoders,
 
however, is less obvious; the latter is recommended here, for
 
lack of a more compelling reason, simply on the basis of its
 
slightly smaller package count.
 
5.0 	MICRO-ELECTRONIC DEVELOPMENT PROGRESS
 
The complexity of the MSI and LSI logic arrays which can
 
be successfully produced and interconnected continues to grow.
 
Activity in the micro-electronic field at Raytheon is concen­
trated on the development and utilization of devices in the
 
gold beam lead configuration.
 
5.1 	 BEAM LEAD SYSTEM
 
The beam lead system is a packaging technique which
 
totally eliminates wire bonding along with the cost and
 
reliability problems associated with wire bonding. This is
 
accomplished by making the lead an integral part of the chip.
 
These beam shaped contacts are electroformed on the device
 
and extend over the periphery for ease in mounting (Figure 5.1).
 
The beams also serve as mechanical and electrcial interconnec­
tions. This approach offers many advantages over conventional
 
wird bond and wire weld presently used to attach the circuit
 
element in hybrid applications. The conventional approach has
 
been to use gold wire in conjunction with thermal-compression
 
bonding techniques (Figure 5.1), resulting in as many as thirty­
two bonds for sixteen lead devices. Sixteen tail-pull operations
 
are also required to make electrical and mechanical intercon­
nections between the chip and hybrid substrate patterns. This
 
results in a total of 48 operations in order to insert a six­
teen lead integrated circuit into a hybrid circuit for each
 
such element used. Each such bond is a potential area of failure
 
due to misplaced bonds, shorting of the ball bonds placed too
 
fI 
-iT 
re 
FIGURE 5.1 BEAM LEAD INTEGRATED CIRCUIT FABRICATED AT RAYTHEON
.t45 
TECHNIQUES. BEAM4 LEAD BONDING DEVELOPED TO ACHIEVE
BETTER RELIABILITY AND REDUCED COST.
 
close together, incomplete welds due to insufficient bonding
 
pressure or tao low a bonding temperature, and failure due to
 
weak bonds tearing llose during tail pull. It is advisable
 
for hybird circuit applications that the amount of bonds
 
necessary to insert any circuit element be kept to a minimum
 
in order to increase yields and final reliability of the
 
finished hybrid system.
 
The beam leads an as integral part of the integrated
 
circuit are ideally suited for hybrid applications. All leads
 
lie in the same place and are welded in a single operation,
 
reducing failure modes which results in increased reliability
 
of the hybrid circuit. The semiconductor chip is encapsulated
 
in its own hermetic package with only the gold beams exposed.
 
This encapsulation protects the metal interconnects from
 
corrosion and degradation due to scratching from handling.
 
It can be stated then, in conclusion, that beam lead
 
chips will greatly alter electronic systems over the next
 
few years. They presently offer the only practical approach
 
yet devised for putting a large number of leads on a relatively
 
small chip and successfully bonding these leads to a sub­
strate without damage to the chip.
 
5.2 EXISTING DEVICES
 
5.2.1 Logic Arrays
 
Three families of NAND Gate Arrays are available.
 
These are the 24, 40, and 60-Gate Arrays. All are
 
fabricated on the standard 101 x 144 mil chip which
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employs a single layer of metallizationfor intercon­
nections.4 Crossovers of the.interconnect'pattern are
 
accomplished by using conducting pads that were diffused
 
into the semiconductor during fabrication of the array.
 
In 1971 these underpasses in the semiconductor will
 
be discontinued and two layer metallization will be
 
used on the chip. The NAND Gate Arrays are available
 
in a 50 pin format in a gold-beam lead configuration.
 
A total of 7 NAND Gate Arrays are available.
 
These are:
 
1) RA103 -- 24-Gate Array
 
Contains 24 high level gates
 
2) RA104 --	 40-Gate Array -- Low Power 
Contains 40 high level gates 
3) RA!05 --	 40-Gate Array -- Medium Speed/Powe: 
Contains 40 high level gates 
4) RA106 --	 40-Gate Array -- High Speed 
Contains 40 high level gates 
5) RA107 --	 60-Gate Array -- Low Power 
Contains 20 high level gates and 
40 expander gates 
6) RA108 --	 60-Gate Array -- Medium Speed/Powej 
Contains 20 high level gates and 
40 expander gates 
7) RA109 --	 60-Gate Array -- High Speed
Contains 20 high level gates and 
40 expander gates 
5.2.2 Universal 24-Gate Array RA103
 
The 24-Gate-Array is a universal logic array
 
consisting of 24 four-input high level TTL NAND gates.
 
The 24-Gate Array is a high speed, low density array
 
5-1k 
that is suitable for implementing irregular logic
 
circuits that require gate-to-pin ratio of 0.2 to 0.5.
 
The gates of this array were designed using RAY II
 
design techniques in order to obtain high speed TTL
 
logic. Since the various components of the gate cir­
cuit, or cell, are not connected until the metalli­
zbtion layer is applied, this circuit provides the
 
designer with the capability of wire-OR'ing gates
 
or increasing the Fan-in.
 
Up to 6 gates can be wire-OR'ed with a speed
 
legradation of less than 1 ns per wire-OR. Similarly,
 
-he Fan-in can be increased to 8 inputs. All metal­
ization which would interconnect unused components
 
Ls omitted.
 
).2.3 Universal 40-Gate Array, RAl04, 105, and 106
 
The 40-Gate Array is a universal logic array
 
!onsisting of 40 five-input high level TTL NAND gates.
 
he 40-Gate Array is a family of medium density that
 
Ls suitable for circuits that require a gate-to-pin
 
7atio of 0.5 to 1.0. The gate structure employs Ray III
 
tolerances (0.1 mil). These tight tolerances were
 
aecessary to achieve the desired density without any
 
sacrifice in speed. The three members of this family
 
atilize identical dell arrangement and I/O contract
 
ilacement. They differ only in cell circuitry and
 
3tructure to provide a choice in the speed/power trade
 
off. Wire-OR'ing up to 6 gates and inckeasing the
 
Fan-in to 10 inputs are implemented as for the 24-

Gate Array. Figure 5.3 is a photograph of a completed
 
40-Gate Array with beam leads.
 
5.2.4 	Universal 60-Gate Array, RA107, 108 and 109
 
The 60-Gate Array is a universal logic array
 
consisting of 20 five-input high level TTL NAND gates
 
and 40 four-input TTL expander NAND gates. A total of
 
40 gates are provided primarily for use as a wire-OR
 
extender or to increase the Fan-in of a high level NAND
 
gate.. These gates may also be used as NAND gates, but
 
the fan-out is limited to 2. Since two of these gates
 
can be accommodated in the same space necessary for one
 
active -pull up gate, a considerable increase in overall
 
gate density is obtained. The 60-Gate Array is a family
 
of high density that is suitable for circuits that
 
require a gate-to-pin ratio of more than 1. The gate
 
structure was designed with RAY III tolerances (0.1 mil).
 
These tight tolerances allow the desired density with
 
no sacrifice of speed. As with the 40-Gate Array, the
 
members of this family employ slightly differing cell
 
circuitry and structure, but identical I/O contacts
 
which allows the designer freedom of choice in the speed/
 
power trade off.
 
5.3 DEVICES IN DEVELOPMENT STAGE
 
The Bedford Microelectronics Department has presently under
 
development a low power, low speed bipolar array. Power
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FORTY-GATE LOGIC CHIP WITH 50 BEAM LEADS DEVELOPED 
BY RAYTHEON MICROELECTRONICS PROGRAM 
dissipation per gate is less than 2 mrilliwatts and propagation
 
delay time approximates 50 nanoseconds. A proprietary method
 
of fabricating diodes on the chip promises gate densities of
 
from 160 to 180 per chip (144 mils square). This array appeari
 
attractive for use in the digital command system.
 
Standard LSI logic arrays of both bipolar and MOS tech­
nology will soon be available on the market. Functions expected
 
to be available first are 8-bit look-ahead/carry adders, a dual
 
6-bit shift register and a 5-stage Johnson counter, all of
 
approximately 100 gate complexity. A standard/custom flexi­
bility will be offered by storing wafers containing only diffused
 
components and no metalization. Mask sets for a customized
 
array are then made up according to requirements and final
 
metallization applied.
 
5.3.1 -Complimentary MOS (C-MOS) Technology
 
C-MOS logic with very low power consumption,
 
good noise immunity and medium speed capabilities make
 
it a strong contender for future digital systems.
 
Other features of the C-MOS logic are high fan-out
 
capabilities and the ability to accept a wide range
 
of power supply voltages.
 
Complimentary circuits differ from their
 
polarity counterparts (P-MOS or N-MOS) in a variety
 
of ways. In the more common P-channel transistor,
 
the P+ source and drain regions are diffused into
 
a crystal of N-type silicon. In complimentary MOS
 
the basic building block is not a single transistor,
 
C 
I 
but two transistors in series; one P-channel and one
 
N-channelo Because they have two transistors in
 
series complimentary circuits consume very little
 
quiescent power. in either logic state, one transistor
 
or the other is off, therefore, the onlylpower dis­
sipated is leakage current. Power required during
 
switching operations is somewhat greater since load
 
capacities must be charged through the P-channel
 
transistor as the output switches high. This energy
 
must later be dissipated through the N-channel transis­
tor during the transition to a low signal level. Power
 
dissipation during switching is equal to CoVDD2f, where
 
is the output and load capacitance, VDD is the supply
 
voltage, and f is operating frequency in Hertz. For a
 
sample power dissipation calculation, a load capacity
 
C0 of 10 pf (equivalent to an input loading of 20 C-MOS 
gates on an array), VDD of 10 volts, and fequency of 
P = 10 x 10- 12 x 102 x 10 = 1 Megahertz is assumed. 

1 milliwatt. The static (non-switching)power is in
 
the region of I x 10- 6 watts.
 
Another characteristic of C-MOS circuits is their
 
ability to operate with unregulated power supplies. The
 
circuits can maintain a logical 0 of 0V and a logical 1
 
of VDD Volts with a supply voltage ranging from 6 to 15V.
 
Figure 5.3.1 shows the voltage transfer character­
istics for a typical inverter using three different power
 
supplies. The noise immunity shown on the curve (about
 
5V for both the 1 and 0 state) for a lOV supply voltage
 
illustrates the high noise immunity. It should be noted
 
that neither logic level begins to change until the
 
change in input voltage equals the threshold voltage
 
of the off transistor.
 
Packaging desities attainable with C-MOS tech­
nology are approximately 25% great~r than for low power
 
bipolar. A function containing 775 MOS transistors in
 
a C-MOS configuration on a 146 x 155 mil chip has been
 
successfully manufactured.
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RADIATION SUSCEPTABILITY
 
C-MOS transistor configurations exhibit a change
 
in threshold voltage when subjected to a strong gamma
 
radiation environment, a change not evident with bipolar
 
circuits. The response to radiation over an extended
 
period of time is still under investigation. It is
 
known, hcever, that a dose rate of from 1000 to 2000
 
rads/sec (a rate much greater than humans can withstand)
 
causes a threshold voltage shift of approximately one­
tenth volt.
 
The radiation effect on the digital command
 
system will depend upon the radiation environment and
 
normal shielding provided by structural metal within the
 
space base.
 
5.4 	HYBRID INTERCONNECTION TECHNIQUES
 
The Bedford Microelectronics Department develops the
 
technologies required to build a bridge between device capa­
bilities and system requirements. This includes the development
 
of thick and thin film multi-chip interconnection modules.
 
Typical devices developed so far are an 8-chip thin film module,
 
and a 6-chip thick film module (see Figures 5.4.1 and 5.4.2).
 
The interconnection module shown in Figure 5.4.2 called a
 
Raypak, is a 1.15 inch square ceramic substrate with 5 mil
 
interconnect lines on 10 mil centers. The module 1/0 leads,
 
20 per side, are on 50 mil centers. A hermetically sealed
 
protective cover completes the package (Figure 5.4.3).
 
The square package configuration with leads extending from
 
two sides allows heat sinks and interconnecting lines to be run
 
under the other two sides. A .75 inch square "mini" Raypak of
 
similar construction is also being developed at the Bedford
 
Microelectronics Department.
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FIGURE 5.4.1 TYPICAL RAYTHEON THIN FILM MODULE CONTAINING 8
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-FIGURE 5.4.2 RAYTHEON THICK FILM INTERCONNECTION MODULE
 
CONTAINING 6 40-GATE ARRAYS
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FIGURE 5.4.4 MODULE WITH 2 RAYPAK LSI PACKAGES
 
A wide variety of semiconductor devices, both bipolar and
 
MOS, can be interconnected on the Raypaks. The equivalent of
 
300 logic gates have been successfully interconnected on one
 
standard Raypak. MOS memory chips are presently available with
 
256 bits on a 140 x 140 mil chip. Eight of these chips, along
 
with one bipolar chip for address decode, can be mounted on a
 
Raypak to produce a 2048 bit random access memory package.
 
Another hybrid technique being developed at Raytheon
 
involves the use of a silicon inner substrate. Logic chips
 
are mounted on the silicon substrate which provides inter­
connections of two layer metallization. I/O connections are
 
made from the inner substrate to the outer substrate (plastic
 
or ceramic). Two advantages of this hybrid technique are the
 
compatibility of the logic chip and silicon inner substrate,
 
and the greater density of interconnections possible using
 
thin film metallization methods.
 
5.5 LSI MODULE DEVELOPMENT
 
Two LSI module configurations are presently being
 
developed at Raytheon. One, the Advanced Functional (AF) LSI
 
module, carries four mini Raypaks, while the other, the type
 
"'B"LSI module, carries six standard Raypaks.
 
5.5.1 Advanced Functional LSI Module (Reference Figure 5.5)
 
The AF is an 80 pin module with overall
 
dimensions of approximately 2.6 inches by 2.1 inches
 
by 0.5 inches. This particular module is designed for
 
air cooling, having beat fins across the top length.
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FIGURE 5.5 ADVANCED FUNCTIONAL LSI MODULE
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The height of the module could be reduced to 1.6 inches
 
by removing these fins and allowing heat conduction
 
through each end to a liquid-cooled surface.
 
The module carries four mini Raypaks of 0.75
 
inches by 0.75 inches mounted on two substrates. Two
 
40-pin connectors are soldered to the substrates using
 
a PC board and feed-thru to connect the back row of
 
pins to the front of the substrates. The assemblies
 
are bonded to a cast or machined header and a flex strip
 
soldered to each end of the substrates to provide inter
 
substrate connections (reference Figure 5.5).
 
A thermal analysis shows that the module if
 
capable of dissipating 4 to 5 watts of power while
 
maintaining normal semiconductor operating temperatures
 
in the Raypaks.
 
5.5.2 	Type B LSI Module (Reference Figure 5.6)
 
The type D LSI module configuration measures
 
6.4 inches wide by 3.6 inches high by 0.3 inches
 
thick and utilizes a one hundred and twelve pin interface
 
connector. Up to six standard Raypak logic units
 
(reference Section 5.4), can be mounted on the
 
module, with a maximum power dissipation of fifteen
 
watts. Logic units are mounted on a multilayer board
 
which consists of a ground plane, power plane, two
 
signal planes and a top-pad plane.
 
FIGURE 5.6
 
TYPE "B" LSI MODULE 
5.5.3 Gate Density Per Module
 
4 
The number of gates per module is a varialie
 
which depends on pin quantity, heat dissipation and
 
electrical function desired (interconnect area). Of
 
these, the heat dissipation is the nearest fixed.
 
Assuming the use of low power bipolar chips with an
 
average gate dissipation of 2 milliwatts, then the
 
number of gates available is approximately 2000.
 
5.5.4 Interconnect Area
 
As previously noted in Section 2.4, a logic
 
function comprised of 300 gates has been interconnected
 
on a 1.15 inch square substrate, therefore, 200 gates
 
should be possible on a .75 inch square Raypak. Since
 
there are four Raypaks per AF module, a total gate
 
density of 800 on a module is feasible.
 
5.6 COMMAND CONTROLLER LOGIC PACKAGING
 
The logic gate requirements for implementing the proposed
 
command controller is estimated at 2500, less memory. Using
 
the figure of 800 gates per module estimated in Section 5.5.1,
 
the number of modules required is 4. Since one of the modules
 
is only partially utilized, the reed-only program memory could
 
be mounted on it. The program memory capacity, including a
 
possible self-test, is estimated at 75 words by 48 bits, for
 
a total of 3600 bits. This can be packaged in two of the
 
mini-Raypaks.
 
STORAGE MEMORY
 
In Secti6n 5o.4 the proposed memory packaging density was
 
2048 bits per Raypak. The estimated requirement for the
 
command controller storage memory is 2048 words by 48 bits,
 
at most, or 40,960 bits. A total of 20 Raypa s, or 5 modules
 
are, therefore, required to implement the memory section.
 
TOTAL MODULE REQUIREMENT
 
The total command controller module requirement is
 
4 + 5 = 9 LSI modules, requiring a package of approximately
 
4.75 inches by 2 inches by 3 inches.
 
5.6.1 	 Power Requirements
 
The power requirements for the command controller
 
are estimated for implementation with low power bipolar
 
and C-MOS technology.
 
Bipolar Implementation
 
Using 	low power bipolar gates of 2 milliwatts
 
dissipation, the logic power dissipation is equal to
 
2500 x 2 = 5000 milliwatts or 5 watts.
 
C-MOS Implementation
 
The power dissipation of C-MOS logic gates
 
even when switching at maximum rate is approximately
 
1 milliwatt (reference Section 5.3.1). Therefore,
 
the power dissipation of the equivalent C-MOS logic
 
is one-half that for bipolar logic, equaling 2.5 watts.
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Memory Power Dissipation
 
C-MOS technology only will be considered for
 
the 	command controller storage memory since bipolar
 
memory cells being produced or in development are of
 
high speed and relatively high power types. Suffi­
cient access speeds are obtainable with C-MOS memory
 
cells and a low-power bipolar chip (I per Raypak) fox
 
address decode. The power dissipation is determined
 
from available figures for a 106 bit C-MOS memory
 
which requires 50 watts. A memory capacity of 40,OOC
 
bits, then, dissipates approximately
 
4 x 104
 
2 watts.
106- x 50 =
06 

Total Command Controller Power Dissipation
 
1. 	Bipolar Logic and C-MOS memory = 5 + 2 = 7 watts
 
2. 	C-MOS Logic and C-MOS memory = 2.5 + 2 = 4.5 watts
 
The power, volume and weight requirements for the commart
 
controllers are summarized in Table 5.6.
 
TABLE 5.6
 
POWER, VOLUME AND WEIGHT SUMMARY 
POWER VOLUME WEIGHT 
CONFIGURATION (watts) (In3 ) (lbs.) 
3.6
1. 	Bipolar (Low Power) Logic 7 28.5 

and C-MOS Memory
 
3.6
 
C-MOS Memory
 
2. 	C-MOS Logic and 4.5 28.5 
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5;7 ENCODER LSI LOGIC PACKAGING
 
5.7.1 Concatenated Encoder (Ref. Sections 4.3.3.1 and 4.3.3.2).
 
Module Requirements 
Number of logic gates = 285 
Number of Modules @ 800 gates/module = 1
 
Power Requirements
 
1. Bipolar (Low Power) Implementation
 
= 285 gates x 2 milliwatts/gate = 0.57 watts 
2. 	C-MOS Implementation 
= 285 x 1 milliwatt/gate = 0.29 watts 
Volume 
Packaging volume for one module = 0.5 x 2 x 3 = 3in 3 
Wei±ght 
Weight (one module) = approximately 0.4 pounds 
including supporting hardware. 
5.-7.2 BCH Encoder #1 (63, 36, 11)
 
Module Requirement 
Number of logic gates = 205 
Number of modules @ 800 gates/module = 1 
Power 	Requirements
 
1. Bipolar (Low Power) Implementation
 
= 205 gates x 2 milliwatts/gate = 0.41 watts 
2. 	C-MOS Implementation 
= 205 x 1 milliwatt/gate = 0.2 watts 
Volume 
Packaging volume (one module) = 3n 3 
Weight 
Weight (one module) = 0.4 pounds 
5.7.3 	 BCH Encoder #2 (127, 54, 23)
 
Module 	Requirement
 
Number 	of gates a 290
 
Number 	of modules ® 800/module = 1
 
Power 	Requirements
 
1. 	Bipolar (Low Power) implementation
 
= 290 gates x 2 milliwatts/gate = 0.58 watts
 
2. C-MOS Implementation
 
= 290 x 1 milliwatt/gate = 0.29 watts
 
Volume
 
= 3in
Packaging volume (one module) 

Weight
 
Weight (one module) a 0.4 pounds
 
5.7.4 	 Convolutional Encoder (K = 8, V = 3)
 
Includes an 18-bit input buffer.
 
Module 	Requirement
 
Number 	of logic gates a 200
 
Number 	of modules @ 800 gates/module I
 
Power 	Requirements
 
1. 	Bipolar (Low Power) Implementation
 
= 200 gates x 2 milliwatts/gate a 0.4 watts
 
2. 	C-MOS Implementation
 
= 200 x 1 milliwatt/gate 0.2 watts
 
Volume
 
= 3 in3
 Packaging volume (one module) 

Weight
 
Weight (one module) a 0.4 pounds
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5.8 DECODER LSI LOGIC PACKAGING
 
58.1 	Stnandard Concatenated Decoder (Ref. Table 4.7)
 
Module 	Requirement
 
Number 	of gates = 975 
Number 	of modules @ 800 gates/podule 

Power 	Requirements
 
1. 	Bipolar (Low Power) Implementation
 
975 gates x 2 milliwatts/gate 1.95 watts
 
2. 	C-MOS Implementation 
= 975 x 1 milliwatt/gate = 0.98 watts 
Volume 
Packaging volume for two modules = 2 x 3in3/module = 
36in
 
Weight 
Weight (two modules) 2 x U.4 IDs/moaule = 
0.8 pounds.
 
5.8.2 	Concatenated Decoder with "Green Machine" Inner
 
Decoder (I = 4) Ref. Table 4.14
 
Module Requirement 
Number of logic gates 1140 
Number of modules @ 800 gates/module = 2 
Power 	Requirements
 
1. Bipolar (Low Power) Implementation
 
= 1140 gates x 2 milliwatts/gate = 2.28 watts 
2. C-MOS 	Implementation
 
1140 x 1 	milliwatt/gate = 1.14 watts. 
&A3-/ 
Volume
 
Packaging volume for two modules = 61n 
Weight 
Weight for two modules = 0.8 pounds 
5.8.3 	BCH Decoder #1 (63, 36, 11) Ref. Table 4.4 
Module Requirement 
Number of logic gates = 2720 
Number of modules @ 800 gates/module =4
 
Power Requirements
 
1. 	Bipolar (Low Power) Implementation 
= 2720 gates x 2 milliwatts/gate = 5.4 watts 
2. 	C-MOS Implementation 
= 2720 x 1 milliwatt/gate = 2.7 watts 
-Volume 
Packaging volume for four modules
 
12in 3
 4 x 3in3/module 

Weight
 
Weight (four modules) 4 x 0.4 lbs/module =
 
1.6 pounds
 
5.8.4 	 BCH Decoder #2 (127, 54, 23) Ref. Table 4.4
 
Module Requirement
 
Number 	of gates = 4860 
Number 	of modules @ 800 gates/module = 7
 
Power Requirements
 
1. 	Bipolar (Low Power) Implementation 
= 4860 gates x 2 milliwatts/gate = 9.7 watts 
2. C-MOS Implementation
 
= 4860 x-1 milliwatt/gate = 4.9 watts 
Volume
 
Packaging volume for seven modules = 
7 x 3in3/module = 21in
3 
Weight 
Weight (seven modules) = 7 x 0.4 lbs/module 
2.8 pounds
 
5.8.5 Viterbi Decoder
 
Table 5.8.1 compares the estimated module and
 
volume requirements of decoders implemented with-LSI
 
logic for K = 2 through 10. Packaging densities of
 
800 gates per module and 2048 memory bits per Raypak
 
('4 Raypaks/module) are obtained from Section 5.5.1 and.
 
5.4, respectively.
 
The module requirements for K = 7, 8, 9, and 10
 
are based on a maximum power dissipation of 5 watts/
 
module. This limit is exceeded when requirements are
 
based on logic, due to the greater power consumption
 
of the high speed logic, particularly in the memory
 
area. Volume is based on use of the 80 pin LSI module
 
described in Section 5.5.
 
TABLE 5.8.1
 
2 3 
K 
4 
(V =3, =2) 
5 6 7 8 9 10 
NUMBER OF MODULES 2 2 2 2 3 *4 *6 *9 *16 
VOLUME, In' 6 6 6 6 9 12 18 27 48 
*Based on maximum power dissipation of 5 watts/module.
 
Power Requirements
 
t-'uweL decoder range from 
very low for the configurations which do not require
 
high speed logic, to relatively high for values of X
 
which require implementation with high speed TTL and
 
MECL II logic. Table 5.8.2 lists the estimated powe
 
requirements for the different configurations, based
 
on the following logic dissipation:
 
LOGIC TYPE 

CMOS 

LOW-POWER TTL 

STANDARD TTL 

MECL II 

MECL II 

HIGH-SPEED TTL 

STANDARD TTL 

LOW-POWER TTL 

MEMORY TYPE 

CMOS 

HYBRID) BIPOLAR 

POWER DISSIPATION, MILLIWATTS/PACKAGE
 
(MSI) 10 
(MSI) 20
 
(MSI) 200
 
(MSI) 250
 
(SSI) 100 
(SSI) 80
 
(SSI) 40
 
(SSI) 4
 
POWER, MILLIWATTS/BIT
 
0.5
 
- MOS 1.0
 
BIPOLAR 2.0 
CURRENT MODE LOGIC 5.0 
(For Accumulation Memories,K = Jj 
Either CMOS or low power TTL logic can be utilized
 
for K = 2 through 5, standard TTL for K 6, 7 and 8, while
 
a combination of high-speed TTL and MECL logic is required
 
for K = 9 and 10.
 
TABLE 5.8.2
 
POWER REQUIREMENTS, WATTS
 
K 
LOGIC TYPE 2 3 4 5 6 7 8 9 10 
CMOS 0.6 0.65 .75 .87 *6.8 *7.5 N/A N/A N/A 
LOW-POWER 1.3 1.4 1.5 1.7 **7.6 **9.1 N/A N/A N/A 
TTL 
STANDARD TTL 9.2 9.7 10.6 12.0 14.0 18.0 26.0 N/A N/A 
HIGH SPEED 
TTL & MECL II --- --- --- --- --- 44 70 
*Combination of CMOS (Output Memory, 1/2 of Logic) and Standard TTL.
 
**Combination of Low Power TTL (Output Memory, 1/2 of Logic) and
 
Standard TTL.
 
5.8.6 Summary of Logic Packaging for Various Decoder
 
Configurations
 
The power, volume and weight requirements for two
 
configurations each of the BCH, concatenated, and viterbi
 
decoders are summarized in Table 5.8.3. Logic density
 
is based on the estimated 800 gates per module figure
 
from Section 5.5.1, except for the viterbi decoder where
 
power dissipation requires a lower gate density.
 
-- -----------------------------------------------------------------------
TABLE 5.8.3
 
DECODER POWER, VOLUME AND WEIGHT SUMMARY
 
POWER (WATTS) 1VOLUME WEIGHTk
 
SYSTEM CONFIGURATION BIPOLAR C-MOS (In3 ) (lbs.)
 
BCH #1 (63, 36, 11) 5.4 2.7 12 1.6
 
BCH #2 (127, 54, 23) 9.7 4.9 21 2.8
 
CONCATENATED:
 
r. Standard 	 1.95 0.97 6 0.8
 
2. 	 Green Machine 2.28 1.14. 6 0.8
 
(e = 4)
 
VITERBI: -(V = 3, R= 3) 
1. K = 8 	 26.-0 N/A 18 2.4"
 
2. K = 10 	 70.0 N/A 48 6.4
 
*Based on estimated module weight (with supporting hardware)
 
of 0.4 pounds.
 
6.0 RELIABILITY CONSIDERATIONS' 
This section is concerned with techniques for increasing
 
the reliability of the command system and, in particular, for
 
satisfying the pbstulated fail-operational/fail-safe requirement.
 
To this end, section 6.1 examines, from a quite general point of
 
view, the potential gain in reliability to be realized from
 
various redundant system configurations-. These considerations
 
are then specialized to the space base command system in section 6.2
 
Finally, as a point of reference, the mean-time-to-failure of the
 
LSI implemented (non-redundant) command controller and that of
 
the concatencated coder/decoder are estimated in section 6.3.
 
6.1 RELATIVE EFFECTIVENESS OF VARIOUS RELIABILITY CONFIGURATION 
Most techniques for increasing the reliability of a system
 
fall into one of four categories:
 
(1) Error masking techniques (e.g. triple modular redundancy)
 
(2) External testing (e.g. supervisory computers)
 
(3) Self-testing hardware,
 
(4) Self-testing software
 
Table 6.1 was derived as a first step in assessing the relative
 
effectiveness of these various techniques both singly and in
 
combination. The basic system configuration postulated consists
 
of m identical units, all of which must operate if the system as
 
a whole is to operate; configuration 1 represents this basic
 
system. The remaining configurations considered are as follows:
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2-'(m + 1) identical units, one of which sequentially
 
monitors each of the others - The system shuts down
 
whenever the monitor and the unit being tested dis­
agree.
 
3-	 m identical units, each of which has been augmented
 
to provide a self-test capability - The system shuts
 
down whenever one unit fails. (The equipment com­
plexity has increased in the process by a factor of 
0/a. Typically, s/a will be on the order of 1.1 or 
less (e.g. only two additional bits are needed to 
detect a single error in an 18 bit adder, so, in this 
case, B/a -10 1.11)o9
 
4-	 m units plus one self-testing monitor - Whenever the
 
monitor detects a failure, either within itself or in
 
one of the units, that unit is replaced. The system
 
continues to operate without further monitoring.
 
5- m self-testing units plus a non-self-testing spare.
 
The first unit to fail is replaced by a spare.
 
6- (m + 2) identical units, one of which serves as a
 
monitor and the second as a spare. When a first
 
failure is detected the spare is used to determine
 
whether it is in the monitor or in the unit being
 
tested; it then replaces the defective unit. The
 
system then continues to operate as in configuration
 
2.
 
7- Same as 6, except that the spare also helps monitor
 
the other units and hence is kept running.
 
8- (m + 1) identical self-testing units, one of which
 
serves as a spare.
 
9- Same as 8 except that the spare is kept operating
 
even when it is not needed.
 
10- (m + 3) identical units, including one monitor and
 
two spares. Operates as in mode 6, except that now
 
two replacements are possible, so three failures are
 
needed to shut down the system.
 
$ -'S
 
ii- Same as 10 except one of the spares is also 
kept in operation. 
12-- (m + 2) identical self-testing units including two* 
spares. First two detected failures result in a 
* replacement, the third in a shutdown. 
13- Same as 12 except that both spares are kept
 
operating.
 
It will be noted that configurations 2 and 3 are fail­
safe (FS), 4 and 5 fail operational (F0), 6 through 9 fail
 
operational/fail safe (FO/FS), and 10 through 13 fail operation/
 
fail operational/fail safe (FO/FO/FS). The remainder of the
 
columns in Table 6A are self-explanatory. The results were
 
derived under the usual assumption of exponentially time­
dependent failure probabilities.
 
Note that for purposes of an anlysis of this sort, the
 
four categories list above degenerate, into only two distinct
 
dategories. Categories (1) and (2) differ only in the action
 
taken when an error is detected. In category (1) the erroneous
 
unit is ignored because of the masking logic, in category (2),
 
it is switched out of the system. (The relative merits of the
 
two approaches will be discussed in greater detail presently.)
 
Similarly, categories (3) and (4) differ only in that one me­
thod requires additional equipment to be associated with each
 
subunit while the second requires more time. (In the latter
 
case, p/a is essentially unity.)
 
Table 6.1 immediately suggests the following conclusions: 
If the system is to tolerate - failures with the last failure 
leading to a fail-safe condition (a situation requiring either 
.e additional non-self-testing or (A-i) additional self-testing 
units) the mean-time-to-failure will be roughly X times that 
associated with the basic system, and the short-term failure 
probability proportional to the &th power of the basic system 
failure probability. 
* Configurations 7,9,11 and 13 were included in part, to 
guage the advantage in keeping some of the units shut down
 
until they are actually needed.
 
(If the last failure leads to a fail-operational moace, the
 
mean-time-to-ffailure and the short-term failure probability
 
are altered as before, but vith Q replaced bye+ 1.) These
 
general trends, however, are modified by the parameter m, the
 
number of identical units in the basic system. Perhaps the
 
most surprising observation is that the mean-time-to-failure
 
and the short-term failure probability are,respectively, in
 
nearly every configuration, monotonically increasing and
 
monotonically decreasing functions of m. Moreover, the percen­
tage of the total system complexity represented by monotoring
 
or self-test equipment is obviously a monotonically decreasing
 
function of m. Evidently, whenever it is possible to subdivide
 
a system into a number of essentially equivalent subunits, it
 
is advantageous to do so before applying any of the above­
mentioned reliability techniques.*
 
(This statement would be obvious were the added hardware kept
 
constant, independent of the number of subunits as, for example,
 
when each subunit is triplicated. It is less obvious, however,
 
when, as here, the amount of peripheral monotoring equipment
 
decreases as the number of units is increased.)
 
Table 6.2 illustrates the effect of m on the mean-time-to­
failure, the short-term failure probability, and the percentage
 
increase in equipment complexity associated with the various
 
configurations of Table 6.1. Scanning this table, one concludes
 
that when m is large a self-test capability is of questionable
 
merit. Essentially the same performance results with less in­
crease in equipment complexity without this capability. (Com­
pare, for example, configurations 6 and 8 or 10 and 12. When
 
m is small, however, the advantages of a self-test capability
 
are readily apparent. (Again, compare configurations 6 and 8
 
or 10 and 12, this time with i = 1), 
* This conclusion does require qualification, however; see below. 
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In some cases (e.g. configuration 7) the added redundancy
 
actually decreases the mean-time-to-failure (MTF) when m is
 
(It is interesting to note that when m = 1 configuration
small. 

7 is, so far as the parameters in Table 1 are concerned, identical
 
The only
to a triple-modular-redundant (TMR) configuration. 

difference is that the TMR system, while avoiding the switch­
ing problem, can fail in a non-fail-safe condition.) This decrease
 
in MTF is less significant than it might first appear. The
 
short-term-failure probability is still much smaller in configuration
 
7 than in configuration 1, even when m = 1, Moreover, when
 
are
several configuration 7 subsystems concatenated, the MTF
 
of the overall system will actually be greater than that of the
 
corresponding non-redundant system, even though the MTF of the
 
individual subsystems is less. Specifically, the ratio of the
 
MTF of the redundant (configuration 7) system to the correspon­
ding non-redundant systems is 
n i 3n-i 2i ( -i ) 2n 
1 0 (2n + i) 
where n denotes the number of concatenated subsystem in the
 
even for n = 2, the MTF of the overall
overall system. Thus, 

system is increased by a factor of 31/30.
 
One final comment is in order regarding the results summa-

It was assumed, in deriving-these re­rized in Tables 6.1 and 6.2. 

sults, that when a failure occurred it was detected,. and the
 
proper switching accomplished with probability one. Moreover,
 
the switching needed for the monitor to operate properly was also
 
assumed to be immune to error. Obviously these assumptions are
 
acceptable only if the switches and associated logic are at
 
least an order-of-magnitude more reliable than the units themselves.
 
This, in turn, imposes an upper limit on the optimum value of m;
 
as m increases, the associated switching logic necessarily be­
comes more complicated while each individual unit becomes less
 
complex. The assumption that the switches are much more reliable
 
than the units clearly eventually ceases to be valid.
 
(The switching circuitry can, of course, also be redundant
 
thereby mitigating this problem, but eventually a decision
 
must be made as to which of these circuits should actually
 
be used.)
 
6.2 	 COMMAND SYSTEM RELIABILITY CONSIDERATIONS; 
The command system must tolerate a single failure and 
remain in an operational condition, while a second failure
 
must lead to a fail-safe condition. Some means must, there­
fore, be provided for detecting failures and performing re­
quired action to assure a fail-operational/fail-safe (FO/FS)
 
configuration.
 
Various system reliability and error detection techniques
 
and their effectiveness were discussed in the preceding
 
section. It-was noted there that system redundancy can be
 
implemented in essentially two ways, by pure hardware redundancy
 
and by hardware redundancy combined with a self-test or self­
monitoring capability.
 
6.2.1 Pure Hardware Redundancy
 
High reliability on a real-time basis can be provided
 
by a switchable triple redundancy configuration (Figure 6.1)
 
In this configuration a switchable voting element is used
 
to detect a difference between the three channel inputs to
 
the voter M, and to identify the failed channel, as well as
 
performing the basic voting functions. Upon detection of a
 
disagreement in input signals, the voter switches out the
 
failed channel. The system continues in operation (fail
 
operational) with the voter now comparing the remaining two
 
channel inputs.
 
System 
/\ 
s- e M 
- " Vote/Majority Switch 
\System / A/N M Output
I 
I 
Sy t e 

.
 . .
 . [V.M-

3 / 
Figure 6.1 Switchable Triple Redundancy
 
Upon a disagrkement between the remaining two channels,
 
both are shut down (fail safe). The critical element
 
in this configuration is the switchable voting element.
 
The voter'logic can be implemented in triplicate to
 
guard against such failures (Figure 6.l)
 
The effectiveness of this technique can be carried
 
even further by the partitioning of each system into
 
subunits, or modules. The overall configuration would
 
then appear as in Figure 6.2.
 
An error resulting from a failure in module 1 of
 
system 3 passes only as far as voter 1.
 
MoueVtr Module2 Voter2
 
System System System] System
 
Input Module VtrModule oe
 
3 1 2 22yt SyteSystem Sse
 
Figure 6.2 Switchable Triple Redundancy at Subsystem Level
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Each section of, the voter has a good input signal from
 
module 1 of system 1 and module 1 of system 2, and a faulty
 
input from module 1 of system 3. The bad input is outvoted
 
by 	the two good inputs and the voter output to~all three
 
following systems is good. Module 1 of system 3 is switched
 
out and inputs from module 1 of system 1 and module 1 of
 
-system 2 compared. A disagreement between these two causes
 
the 	system to be shut down.
 
In the command system most of the interfaces between
 
modules as discussed for Figure 6.2 would be data transfer
 
buses of at least 18 bit size. The logic required to imple­
ment the voters in triplicate would approach fifty percent
 
of that required for a single system and is considered im­
practical for this application.
 
Some of the desirable features of the configuration
 
(i.e, that illustrated in Figure 6.1) are­
1. 	Automatic failure detection and fault isolation
 
is achieved by means of the switchable disagreement
 
detector ietwork without need for special test
 
routine or diagnostics.
 
2. 	Permits the manual replacement of a failed unit
 
without interrupting system operation.
 
3. 	Provides a means for detecting and compensating for
 
logic failures before the resulting errors can be
 
propagated to the output of the system.
 
The main disadvantage to this cont-iguration is une
 
amount of 4hardware required, i.e., a triplicated command
 
system plus voter-switching logic. The voter-switching
 
operation in this case could be performed on a serial basis,
 
keeping the logic requirements for this item relatively small.
 
6.2.2 Hardware Redundancy Combined With Self-Monitorinq
 
An FO/FS configuration involving duplication rather
 
than triplication is possible if some means of self-monitoring
 
is also provided (cf. Table 6.1, configures 6 and 8). The
 
most efficacious method of applying this self-monitoring
 
capability, of course, depends to a great extent on the
 
failure modes expected.
 
The expected failure mode can be determined to a
 
great extent by the manner in which the logic is partitioned
 
on a LSI chip. Registers can be organized on a chip on a
 
bit basis or on a word basis. With bit organization only
 
one bit of a register is located on one chip. With word
 
organization more than one bit, or even the entire word,
 
can be located on one chip. The failure of a chip in the
 
latter case will cause more than one bit per word to fail­
complicating somewhat this monitoring task. With bit
 
organization, in contrast, although a chip failure can cause
 
the loss of a bit in many different words, only one bit per
 
word is lost, and this can be detected, for example, with
 
a single-parity error check.
 
Semiconductor memories can also be organized on a bit
 
or word basis. organizing the memory such that one bit of
 
many words is located on one chip provides bit organization.
 
With word organization more than one bit of a word or words
 
are located on a chip. Here again, the disadvantage of the
 
memory organized on a word basis is the problem of detecting
 
multiple bit errors. In addition, the word-organized memory
 
chip requires more i/o connections, making the system in­
herently less reliable.
 
If logic partitioning requires that more than one bit
 
of a register or memory word be placed on a chip, the addi­
tion of several parity bits would be required for monitoring
 
purposes. Even this requirement need not complicate the
 
hardware excessively, however. P'rity generator/checkers
 
with twelve inputs, for example, are presently available
 
in a single dual-in-line package0
 
Although the use of simple parity techniques detects
 
errors incurred in the transfer of a command word from one
 
,location to another, the possibility still remains that a
 
failure in the control section will cause a more basic
 
malfunction of the command system. While it is unlikely
 
that such a failure could alter the content of a command
 
word, it could cause words to be transmitted in an incorrect
 
priority sequence, or prevent the transmission of some words.
 
The detection of failures in the control section requires
 
a self-test operation of some form.
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6.2.2.1 	Self-Testinq Hardware
 
The self-test program proposed here is contained
 
in the control memory along with normal program sequences.
 
Anytime the command controller goes into an idle mode
 
of operation with no input or output activity, the
 
self-test program is initiated. The controller returns
 
to the idle mode upon successful completion of the test;
 
however, the program is repeated after a prescribed
 
length of time should the controller remain in idle
 
mode for an extended period of time. The principle
 
steps of the self-test program are as.follows.
 
Step 1. Load a priority 1 word into input buffer, 
causing an input interrupt. 
Step 2. Controller performs normal input sequence 
for a priority 1 word. 
Step 3. Controller now goes into an output mode 
and continually outputs the command 
word until a simulated telemetry acknow­
ledgements (type 0 & 1) are generated. 
The output word is compared with word 
loaded into the input buffer. The type 0 
acknowledgement ailows the output trans­
mission to continue, while a type 1 acknow­
ledgement stops the output. If the input 
and output words compare, and the acknow­
ledgement logic functions properly, the 
test continues. 
d -/'
 
Step 4. The self-test program repeats steps 1
 
a priority 2 command. The
and 2 for 

output mode is initiated and the command
 
transmitted. A simulated type 0 acknow­
ledgement causes the word to be retrans­
mitted, while a type 1 advances the test 
if the acknowledgement logic is functioning
 
properly.
 
This procedure is repeated for priority 3 and 4
 
data transfer words, the entire test requiring approxi­
mately 50 millisec. The additional logic required to
 
implement this self-test is a small percentage of the
 
command controller logic and the extra program control
 
memory storage roughly 10% of that for the functional
 
program.
 
6.2.2.2 Dual Redundancy Switching
 
In order .to provide an operational configuration 
following a first failure, a second command system must 
operate in parallel (Figure 6.3) to prevent loss of any 
data stored in the failed units memory. The detection 
of a failure in the first system would initiate a switch­
ing "in" of the back-up system, and switching "out" of 
the failed unit. A unit would be switched out if one 
or both of the following two conditions occurred: 
1. A self-test failure in that unit.
 
2. A parity error in that unit.
 
System 1 
Input Failure Indication 
-Output 
-
System 2 (back-Up 
Operating Switching, 
With or without 
Comparison 
Figure 6.3 
Operating Spare Unit at System Level 
(If both units operate simultaneously, a disagreement
 
in their outputs could be used to initiate the self­
test program.) After one unit has been switched off,
 
the remaining unit continues operation until a parity
 
erro' or self-test error occurs, causing that unit to
 
be shut down (fail safe). This technique can also be
 
configured as shown in Figure 6.4, providing increased
 
reliability at a cost of additional switching logic0
 
Presumably, the command system would be separated into
 
at least two subunits, the controller subunit and the
 
coder/decoder subunit, for most efficient operation.
 
Most likely, it would be further subdivided, but the
 
exact nature of this subdivision will depend in part
 
upon the way in which the system is partitioned into
 
LSI modules.
 
A desirable feature of the combination signal
 
redundancy and self-testing configuration is that a
 
system which has been shut down because of a transient
 
error can be returned to operation following a successful
 
self-test.
 
6.3 NON-REDUNDANT COMMAND SYSTEM MTF
 
6.3.1 Controller MTF
 
The command controller can be divided into two major
 
functional units for purp6ses of reliability analysis, a
 
central processor unit (CPU) and a memory unit. The CPU
 
i 1Unit 2 
1 SSystem
ystem 1]] 
Input Output 
Unit 1 Unit 2
 
-->System 2 System 2
 
(Back-Up) (Back-UP
 
Figure 6.4
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section contains telemetry counters, arithmetic logic,
 
buffer registers and the control section The reliability
 
configuration for the controller appears then as follows:
 
CPu MEMORY
 
Assuming a LSI packaging technique such as the
 
RAYPAK (described in section 5 of this report)for both
 
CPU and memory, the reliability for each RAYPAK works out
 
as follows:
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Element WlO
 
-G
 
8 chips/RAYPAK 8 x .03 x 10 .24
 
-6
 
50 leads/chips 8 x 50 x .00001 x 10 /bond .004
 
-6 
40 solder leads/RAYPAK 40 x .0001 x 10 /solder joint .004 
S A = .248 x 10-6/hour. 
The RAYPAK requirement for each functional unit (ref. section 5.6) is:
 
CPU 12 RAYPAKS (10-6)
12 x .248 = 2.976
 
Memory 16 RAYPAKS 16 x .248 = 3.968
 
- 6
MTF = 144,000 Hrs. Total A = 6.944 x 10
If a power supply is included in the reliability analysis
 
the MTF might be considerably less. A possibility exists of
 
powering down the system during periods of inactivity, reducing
 
the operational duty cycle and thereby increasing the MTF.
 
6.3.2 Concatenated Encoder/Decoder MTF
 
6.3.2.1 Concatenated Encoder
 
Two Raypak type logic units are required to implement
 
the proposed encoder design with LSI. The MTF for the encoder
 
can then be calculated as follows:
 
Using the failure rate calculated in Section 6.3.1
 
for a Raypak, = .248 x 10- 6/hour
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the total encoder failure rate = 2 x .248 x 10

-6
 
= .496 x 10 /hour
 
MTF = 2,016,000.hours.
 
6.3.2.2 Concatenated Decoder (with Standard Inner Decoder)
 
The concatenated decoder with standard inner decoder
 
I6
 
requires six Raypaks. The total failure rate = 6 x .248 x 10- 6/hour
 
= 1.488 x 10- 6/hour. 
MTF = 670,000 hours. 
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7.0 CONCLUDING REMARKS 
The controller design (Ref. Section 3) selected
 
for the digital command system consists basically of
 
random access memory for command word buffer-storage
 
512 words for verification
(approximately 1200 words), 

word storage, and a control section utilizing a read­
only program memory. Investigation of the program
 
timing required for control sequences (Section 3)
 
indicates that C-MOS logic is suitable for implementing
 
controller logic. The power, weight and volume
 
requirements for the proposed command controller
 
utilizing LSI logic are listed below:
 
Power Dissipation 4.5 Watts
 
Weight 3.6 Lbs0 
= 28.5 In 3 Volume 

After a detailed examination of several possible
 
coding strategies, it was concluded that the most
 
attractive scheme for the present application involves
 
a concatenated approach, combining a (15, 9) Reed-

Solomon Outer Code with an (8, 4) biorthogonal inner
 
code. The rationale for this decision can be found in
 
Section 4,5. This conclusion was reinforced in Section
 
5 when the LSI implementation of the contending decoders
 
was investigated. As shown there, the complete
 
concatenated code decoder could be implemented using
 
6 RAYPAKS while the complete encoder requires only 2
 
more RAYPAKS.
 
ba14I 
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The complete space base command system then could
 
3 
be- packed.in a volume of 37.5 in 3weighing only 4.8 lbs.
 
and requiring only 5.5 watts of power (C-MOS configuration).
 
Since only the decoder is required on the subsidiary
 
vehicles, these same figures become, in this case, 6.0
 
in , 008 lbs., and 1 watt, respectively. The command 
system proposed here should therefore be compatable with
 
even the simplest of subsidiary vehicles likely to be
 
associated with a space base.
 
Some remarks are in order concerning the extent to
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which the conclusions of this report 
are tied to the 10
 
error probability requirement. If this requirement were
 
relaxed somewhat would a significantly less complex
 
decoder suffice? Or r alternatively, could a decoder of
 
comparable complexity achieve a significantly lower
 
rejection rate if the error probability were allowed to
 
be larger?
 
Obviously, the answers to these questions are highly
 
dependent on the amount by which the acceptable error
 
probability (P.) is increased. It seems clear, however,
 
that P must be increased considerably to achieve a major
e 
reduction in the decoder complexity. The recommended
 
decoder is about as simple as a 36-bit constraint length
 
decoder can be; i.e. its major component is a 36-bit
 
shift-register with a relatively small amount of peripheral
 
logic. Since the basic command word length is 18, the
 
decoder must at the minimum include an 18-bit register.
 
The decoder complexity could of course be halved by
 
reducing the constraint length from 36 to 18, but
 
both the-error and rejection probability exponents
 
would be essentially halved in the process (i.e. the
 
error probability would increase to on the order of
 
10-9 and the rejection probability to nearly 10%.)
 
Thus, there seems to be little chance of significantly
 
reducing the decoder complexity without a major increase
 
in the error probability.
 
It is, of course, possible to decrease the word
 
rejection rate at the expense of an increase in the erro
 
probability. But to do so using algebraic decoding
 
techniques necessitates the use of more sophisticated
 
error and erasure correction algorithms. Such algorithms
 
inevitably result in a sizable increase in decoder com­
plexity. One rather attractive possibility for de­
creasing the rejection probability, for example, is
 
simply to modify the concatenated decoding algorithm
 
recommended here by increasing the erasure correction
 
=
distance from dI 3 to d1 = 5. This would reduce Pr
 
3
from approximately 3 x 10- to approximately 10-4 with
 
only a modest increase in error probability (see the
 
appendix to this report). Even this change, however, would
 
necessitate a major change in the decoding algorithm
 
and hence a considerably more complex decoder. Another
 
possibility would be to use a convolution code with a
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constraint length of, say, K = 8, and to decode it with a 
Viterbi decoder, but with a less stringent rejection 
errorcriterion'than that needed to achieve a 10 

probability. At sufficiently large error probabilities
 
(say on the order of 10- 12 this method would probably
 
out perform any algebraic decoder of comperable complexity.
 
Even so, however, the resulting decoder would be signifi­
cantly more complex, and, because of the faster logic
 
required, would consume significantly more power, than
 
the decoder recommended in this report.
 
It would thus appear -that the rejection probability
 
cannot be significantly decreased without a large increase
 
in the error probability, or in the complexity of the
 
decoder, or both. Moreover, the advantage in reducing
 
the rejection rate from the 0.3% attainable using the
 
approach recommended here to, say, 0.01% or less, is
 
questionable. As long as any rejections are allowed,
 
the system must store all messages until they are
 
acknowledged. Consequently, the complexity of the over­
all system (excluding the decoder) is little affected by a
 
reduction in the rejection rate. And at a 0.3% rejection rate
 
only about 0.3% of the messages which must be transmitted are
 
repeat messages, so the capacity of the command link
 
r
 
cannot be noticably increased by a reduction in P
 
In view of the cost of such a reduction measured in terms
 
of the error probability or of the decoder complexity, the
 
exchange seems decidedly unfavorable, at least under the
 
constraints operative here.
 
APPENDIX
 
SELECTED COMPUTER PRINT-OUTS
 
This*appendix is divided into three parts. The
 
first part shows the computer print-out for various
 
codes and code parameters discussed in Section 4. The
 
second shows the error and erasure probabilities, p and q
 
respectively, for the (7, 4) and (8, 4) binary codes,
 
and the (15, 9) and (15, 1i) Reed-Solomon codes when the
 
symbol error • and erasure probabilities are the pre­
viously determined values of p and q. Part three is
 
similar to part two but with the inner code error and
 
rejection probabilities calculated using the exact
 
expressions derived in Section 4.3.2.2.
 
As a point of reference, the ratio R (defined as
 
the ratio of the signal energy per information bit to
 
the noise spectral density) needed to attain a bit
 
error probability p of 10- 2 without coding is R = 2.71;
 
an R of 4.74 corresponds to p = 10 - 3 , and R of 6.55 to 
-4 1­
p = 1.6 x 10 , and an R of 6.845 to p = l0o.Note 
that in every case the symbol signal-to-noise ratio
 
R* has been reduced by the factor k/n 1 2 in the
 
n n2
 
concatenated code case to reflect the 1fact that n
 
code bits must be sent in the time allocated to k
 
information bits.
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LOGIQ(PE) LOG1O{IPC'P_ 
-1,45813721210401 -1.3342477520-0t 
-1.93023070300+01 -3,34948845390-02 
-74465877242D-00 -. 87916183923D-03 
-
-I.0819799580-01 -9.0033728707D-04 
-2.12011889870+01 -3,8750778385 0-01 
.. .. 
2.~UU0U L 3.75*e6O793428 -_.16300012,18326-70 1. 471Aa010*1 -1.4176391990001 --
ALL TETA V KY-
N -, .... ...... - -. - .--E--
oT ---­ - L-loT-c-rE . 
... 
0 -
.1.6670-01I 
f2.5000-Ol 
2.71UOqAu'0UL 3.b7612158 
350 -SQ 9.82020110370-01 1.797953870-02 -7465877242 7,87918392303 
r300o.V 6.a922O50Y2 - .ol T'a6t6 27S23f14001-21201168987DOi E707060
3V5,500aoO;U -  23 30760U7tr-:2" 409724'6626Ddl0-- -92537D - 2 O9 DO--"OT 77  
D- . 
55*0-l-8-1?-Y4jDo 
Z.7l4e0000dQ 3.021397 t OO-0 9 9,9050Q96147 0 M 9.49903550530-03 .e.597O25800 O0 -4a10 
09 5 84 0 3 
j) -. . .. .. . f89 0 l--.. .. 4... .. . . --- - " 0 -O 1 Z Z948545390 02&$bu;00U 0 (.Sq09L2450-Z b9.i39 .8455 1O 4.$862M 5U0 1.9b0 t :03)P0 -
Z.Ilu0.S0U+oU i.b1293
4 4400-1- 9.97929044180-01 a.07095S80640-03 -1.oI97899001 -9.0033728707t-04 
e '.3-U&V7 566"4D 28 fl-2146%333O0~dia-.753364WaUV-0r -- 2;?T4noBo0T4OI ;-r,4178ivno0-ox"-­
. .. . 
VO 
o ---------------------
- ------------
-------
- -
- - - - - -
- - - - - -
- - - - -
------------­
00 
-­ - - - -
--- - ­ - --- -
ALL P yAkTikUt 
-
-
ItIA 
- - - - - - -
INPUT P*(36/63) 
- - - - - -
--
-
-
-
---
- - -
- ----
- -
--
- - -
- - -----
- -
--
-
-
- --
- - - -
. 
--------- - ---­
o 
R.rT1TA 
-n~o-
1.bUOO0-O1 
i.ODDIuU-ui 
.50OUv0-v 
PE 
--------­
2.2318505569U-12 
c.4,,+,.ytgLJ -l31.268b3237000-I5 
1-PC-PE 
2.33244028790-01 
fjjl~ 4 QL~4.93773116980-01 
PC 
7.66755971200-01 
~ Q4JJ1.COl....5.062Eb883020-1 
LOGIO (PE) 
-1.16513348890.oi 
±yi'ot910J5ttnV
-1.48970V8480O1 
LOGI0 (I-PC-PE) 
-6,3218946568D-01 
-3.064725505D-01 
1.2500VOU-01 
2.boOOLOU-01 
1,bu0uou-o1 
--------­'-'-;6v---
.5vuOOUO-ol 
6.02092611470-06 
2.87746403090-08 
1.86879729430-lb 
'V6747)2D2 
1.3434825820-22 
8.50002801640-01 
0.53359664170-01 
3.49326686080-02 
1.4C348090760-01 
1.4999117743D-01 
4.6640307060D-02 
9.6506733119D-01 
85965190924D-01 
-5.22033670220-00 -7.05796628320-02 
-7.54099009650400 -2.0743226649D-02 
-1.7728437903D-01 -1.4567682336D,00 
r1tYl-w.3025422156D, O 
-2.1871785521D01 -8,5279349096D-01 
"g--- -
N 63 D= 11 
1.2500-01 
4.14uQcsU+~oQ 
- 2. 7 1vovuU4O0 
V.-. uOU W 
2.71,0 00-O 0 
b.'D~ouuUu0 
D0o 3 01= 
2.23185b5659T12 
6.0209261 147U-06 
6R1 7-937i 
1.2244761835U-06 
9.b0440I(4Z0I-dC 
3 
2.332440d8i"9U01 
8.50002801640-01 
341 6SoU-2 
8.88165792320-01 
4.Vbdb2o200'4U-o-Z-
(.6btb59r1?OU-0 
1.49991177430-01 
.67 r-
1.1183298321D-01 
9.b01(i9801)01~ 
-1.1bI4quuvA)+p -0,J3id"450GLJU1 
-5.22o3367o220D00 -7.05796428320-02 
72U7 3)TT.W7757633D 
-5,9120496576D.O0 -S.1505957680D-02 
-1.90ltod411U-01 -±.joSZ4lWG-TVvuv 
-T 
2.710 .vuouO 2.87746403090-8 9.53359664170-1 4.66403070600-02 -7.54099609050,00 -20743226649D-oZ 
-0---0. -- -- ----- - --- ------------.-- -- - - -- -- -- - - - - ------- -- --­
,---- - - - -­
' ----------­
- - - - - - - - - - - - - - -
- - -
- - -- - -- -
--------------- 
------------------------ ----------------- 
------------------
--------------------------------
CC 
INPUT R-(36/63)-- - - - - - - - - - -
ALL R VARYINO I"tIA
 
U- 63- ~u er '----.----
H THEIA PE 1-PC-PE PC LOGIO(PE) LOGIO(I-PC-P).
, .-..-.-.-.-. .-.-.-.-..-.-.-.. --- .--....---. .. .. .. .. .. .. .-.. . ...... .. .. ... .
 
1 .2500U-:1 
1.6UbIU'U-U1 
A.S00DO0U-0i1 
1.5491. 00 
SI.2StvuV1-b1 

D- - - 7 b~1D6~-~f 
e.i,~ootuU-3 

- 1-.2butU-fl 
2.74b947T45210-0 4,18707552230-02 
7.bb4t9bjj(4Lij1 b.bb~029eI00U-02 
3.61432806720-12 1.35764003530-01_ 
1.46434023240-)4 5.90066712810-01 

.f40056292900,5-6452251600-01 

-
... T.b 271b6169o-i,
T$b6FoK-I-
2 3.2927qu4606D-1B
. uu -Oou-1 

6.3326935705U-ob 

t~5.39'.bbY'6UO00-16 

ALL IHETA VAkYIrCb.H 
N= 63 U= J] 
& THETA - -E -PP ­l.'S jO-0Ol 
4. ?41qj01uUI) 
O -- - . 7lo0o.'U0 
I.7(uVLUjf
b.t~ov Vboob 

- :iluutuOju 
C) ------
- -. 

= 
UL 5 01= 

2. (4d94 /45el1U-1o 
32I .4b.34u 2 40-(4 
6363jo 290 -5
j,5Zd776bbU-j6 

b.33a9357USU-06 

7.83831145960-01 

1.51251003630-03 

2.26953188600-03 

1.060981J7720-02 

5
 
9.SB12924450D-01 -9.5608335619D00 -1.378089205TD.00 
9.4434V707821P01 -1.0L04yflId0U-01 -. ~be!1U 
_6.6423599646D-01 *1.14419t24300.01 _8.67215363620-01
 
4.09786853170-01 -3.83435800530+00 -2.29098BB434D-01
 
,42~1~1f~85h90 19051l6-F----. ---

2.16162521350-01 -5,1984115195D-00 -1,o577748359D-01
 
9.98487489960-01 -1.5075996392D-01 -2.80203017349000
 
997790466110-01 -1-[:517363801D+01--2;s55997267000­
V.89390186230-01 -1.7482435904D+01 -1,9742?22390D*00
 
E"'O1OICE-- P4 LOGFC; - -
4.1B707b~23U-02 9.58129244b00-01 -9.56OdJlb19UOO0 -1.3rpdtl~eQoU.UU 
5.90066712810-01 4.0978685317D-01 -3.83435800530*00 -2.2909668434D-01 
6,45512251600-012,.O0-531U 8bO0-03 3.54424341840-0i9 977VO06811 1 -4.197865T80001,5 1IJ Sg O212O -81 558362-01­:!2105069959571"600 
7.83831145960-01. 2:16162521350-01 -5.1984115195D-00 -1.0577748359D-01 
- - - - - - - - - - - - - - - - -- ---. ..... 
(D. ­o .-~------------------------------------------------------------------------------------­
c 
03 	 PC-PE PC LOGIVWE) LOG1O(-PC-PE) 
,? gU Ob -l=SU 1.2O 	$h671 4.9Vn37b49 0-3 9.9500J403570-01 -7.89725600390O00 -2.3O1l520257OOO0
 
-l.665266513O00 

1,54 l .i t AkCoIi-'4 3.12413010-01 6.7944157389D-01 -4.9588086118D-01
 
9.783B860o2-o1 -8.5942959056O 00 

U.tul 7SO0. 	 -2.8SO38916030O00 

.Z;"528710730+00-4.4002077092O-01
6.394239875U1U
3.630bobo320O-1
1.bbtQ J-,I1.0091093120-03
J.b30 S8O-,4 	 5.0 7732723010-01 .91903585150-01 .3.43926643950-00 -2.9436684572D-O1 ib, uuuI~)-JI 	 4 B 0 0

- t 0	
-1.2 22217593 - 1 -4.374394E170,00
i 4,222b512270 -05 9.99957771490-01
3.(4O 	 l.4b,.jt I.bCbF b 41U

I-4"30 - i 7.g947S0T3SU-24 
 5.9008075230-05 	 9,9994099193D-O1'"-l.3 149062486D-01. 4 2 
90886080D OO
 
l.uou 
 9,99584143600-o1 .I.37o9873037D001 -3,3B1O566078D-OO
I9b5U4170O0UI 	 4.158bb42430-04

.8)tI.LUL-.J 
ALL IHETA 	VNYINL N 
S= 3 = 11 Out 7 ul{ 7	 LOG1O(1-PCPE)PC oG1a(PEI
I-PC-PE
PE
Q 	 . Ut"TA 
.:A8838
9
I60 3O*0G 4 .9568061180-016.79441573890-01

e.7Io.I)fl I,31In6ibIIU3 3.192413b0100-01 

4.2 22a512270-05~ 99q95777I1S0-01 -1.282217593D-01 
-4,37439421870400

t,0tj ~ )VA?~U1 
0t-(oT- 4 V 7.g78a7s5S5.U-.' 6.7,405653450l03 9.93859350AO'01 '8.0960909631000 -2.1730150062 0O 
S 0 

-2.99 ZB7lO73D.O	 -4.4002077OOD-01
3.63o6vo3WL)OI 6.3598398750-01
C.? e GI 1.1 

2a.bI391545 0-02 	 9.783860 2 01D-01 a.8.Sn9s9JS560o0 -.i.66566551 Do
 
4,919035BSIBL-Ol -3,439bb439504O 

JD 2n UD'l 4a,,,flAuto& 2,hkbA9556 
6 O2-9 
:a,9436484572D-01

c.1&,bvOt)b 0 3.b$toV84bBU-4 5.0J27230[0-01 9.99S841436o0OI -I37G98T3o37D-01 3.381566078O 0
 J95.4147o.qU-l4 	 4.15856402430-04
&.?bIvuU)'ut 
&o
 
o 
S 
e'e
 
0' 
----- 
-- 
. . .
 
. . .. .
. .
 
. . .

.. . . . 

. . . .. ..... 
.
 
. . ..
. . .
 
ALL H VAHIIN. I"LtA
 
. ..
. .

. . . . .
 
. . . .
.
 
N = 6 3' 0 = i . O= - 9 - U1= 9 . . . . 
LOGOI(PE) LOG1OI(-PC-PE)
1-PC-PE --C]MhETA ....PE 
-b.465719422D+00 -3.36129453800+00
4.3521661022004 9,995611441190-01
2.006 bbvb-JI 3.42200593010-J7 
9 6 3 

5, 298?10853ID-7 d.221725 4 4D-0 9.97777751070-01 -b.2815131683D-Oo .2,65330951300+00e.vuO~Ul-J1 
Io.bvt, Ou-dl 6.7b28237492-' 3 1 309OB0050 5U-OI 8.622291712ID-01 -2.168589679D 00 -0.8276847214D-01 
--O - 1 50 0 0  
I .obbtL,>-31" 7.i3 l56J37W-OJ l.5 8792 19390-01 -- 0 f 2164 3988 O -8.1565154349D-01 
.btUvO_>l 6.b2*b.o79594-T3 
6 .399 82 62 5600
 
2.45778624490-01 7.47395277550-01 -2.16582748360-00 -6.09455890650"01 
3.7430U00 tU 1 1,701t5229940-t1 8!50699113300-07 9.99999149280-01 -1.0769078134O01 :6,070240199D00 
-
5

891qI5if-iic794856D4Ol 5:9646396130D000
.6 tbblud-t1 - 1.3b.9I0b30-11 I.06402675340-06 Y-gg999 6 4
-1.049319 826D-0 - S-.0029438489D+O00 
.2.5ld,Ovt"1 3.e1221920e6t)-1 9.9324445934D006 9.9999006752D01 
. . . .
 
. . .-1 . . . .
 
. - . . .
. . . 
. . . . 
. ..
ALL ]MIETAVA YII 

N= 63 = II D( = 9 01= 9
 
. 
LOG 10PPE ..-- LOGPO (-PC-PE1t pPC .
THETA . pE ­
~~~i~ed0 140-0120099544190 t-F4ooULI)4 j 
-2.1685894679000 -8.82768472l400l4....4. 
.7 S?47492 u-13 1.3098U00500-01 8;62291712I0.01 
-
.jjvu0 o 1 0
'K~ y -~On)I .71$f941 8.s0e991 3 -07 §.7999V4928OOi -10TC9O781A4D01- "-. 0 7022 4 0199D-00
 lb.6tU-O1
 
1..74vvsUt-Jj 3.4973Qb6043U-t 7 5.6893326S390-04 -,99 9o *6.46-GS3726ID06-3.2449386724D-004 3 .07 2 6 g 
-8.1565154349D-01
8.39982625000-01 -, 1464139885000l.?I4L. tu*IH 7.fsIs855bI37U-,J 1.52879219390-01/ 
 b 964&3T-an"lOb.,bOU(0'+U0 1.3T5!"t10630011 bO84267534U-06 9o9999B91b1Z60- _.O85794p560*01 
3U-t)? 2 . 2 2 17 2 59 4 64003b G.777170i 61S 6820o00 2630530OZC , I"UJTL)'PU 54$?108 9 3 7.47395?77550-0l -2.1658274836D-O0 -6.0945S89O65D01 l)uII!?Ob b.ddb(9795 4- 2.45778624490-01-4./ §31948260+01 -5.0029434890+O0
 
. .SdUG 'J+ 3.2122192040-11 9tg324445934D-6--9;999906 5U-01' C 
-
-
- - -
-.... -. . .. . . . .
. . .. . 
. .--
= _ .
 
\.. .
 
.

.... 

(71
 
- -
-. - -­
INPUT R*(3b/63)
 
ALL H VAIHIHN 	 IHtLA
 
LOGLOCPE) LOGIO(I-PC-PE)
V. THETA PE I-PC-PE 	 PC 

I.2buOU 0U-0 	 7.vi73013982
0
-0b 223546796090-05 9.99970628020-01 -5.153aZ906980,00 -4.6506315501000
 
O 	 2...ubL-l -3.1204658981UI05 1.2832496630-04 9.99840382840-01 :4.5046685747D-00 -3.8916633567D00 
9.52117290330-01 -1.5811949065000 -1.6644959886D-00
1.doSvO'UU-ul 	 2.62304108000-02 2.1b5229b7860-02 

- l. 6567001- -3.03527455460-0 2- 56119;76530-02-- 9-,44035556800-01 -I.51TG020189U,00' -1.59155654670D.00 
?.bvvvvUU-(l 4.7b.3390306U-12 4.9439A552730-02 9,02896754420-01 -1.32181506940-00 -1,305922080925-00 
I.2b ,ut.uU-01 	 1.512C49121UiO-9 1.1688120676D-08 Q.99999986800-01 
-8.82043 4 099D0O0 -7.9322553131,00 
0 	 i.o0ouO-;. - l.57209910960-99 1.32613917290-0o" 9.9999998517-01---8;8035200735000 -7.87741089610*00
 
4.buu U-I 1.34324427040-08 1.4616D515310-07 9.9999984041D-01 
 -7.8718450032D-00 -6.83516993450-00
 
LS9 ALL.....I~IU................................ ..... ............ ... -..-- -	 "0"
 
V= 63 I1 1 )U= II 0) 11
 O THETA " .PL . . . . PCZP C .-...-- - . . tD. G0 (PE) " LOGIO(I-PC-PE)
 
I.?SuO-01
 
4.1 Jv.Uo /.jI13039b2U-e62 2.Zb46(9YOO05 9.9991062802U-01 -- 1b3e59U.00 .660Ob A3M*UQ 
.71LuWlJ)t 2.*b 3f,410B U-,1 2,.165229d786002 9.5211729033D-01 -1.58119490650-00 -1.66449598860-00 
" - 6.buuuU0OO'- i.53 0491211U-09 - 1;688120676D-68 -'9.9999986800-Of - 920434O9990O -7.93225531310D00 
1o.- 4. ujO;tO 6.B301337398006 2.7973626349U-05 "9; 09963t2122.0-4f 5o-506533696D.0D -4,55325123040.00
 
2.7lIu1(.*00 3.o3?745546U-02 2.5011997653D-02 9.4403525605-01 -1.51780201890D00 -1.59155654675.00 
b.vtu~t. I.bfdfl991U~btP-C9 i;2iZ±Ud .V9b1U 1 -,(.C-r50rVi.dQ31MdV0bU0OU 
-3,891t5335675+00
4.741oUt-OL "3A'2846559810-,5 1.28s33496630Ab4c-.984038284D-Oi "4.5066857470D00 9 9 0
e. iitUt.0 -4.7663390306U-0-2 4.93985S2730-0? 9.02896754420-01 -1.3218150694000 -1.305 2280 2 *00 
- b.5Sv~v.u0u00" "3432442704 
0 
-0S 1.4616o515310-07 -9.999998401-01-"-7;8718450032D.00 -6.83516993450+o 
-
§ 
0, °X -	 G 
0 
o ---- INPUT P-(18/t9) - ------- ---- - -. ­ - I 
ALL R VARYIIIb EHLTM 
§ 
N. 79 fl 22 .... . d -. . 1= " 2 ... 
0 THETA PE .I-PC-PC j7,06,0o .... ...... .... .. .... 
i.SUOLUoU-(I 2.2387945446U-11 9.9859P463050-01 
1b.600.1005V-i"l60J 
2. ovvuU-vl 1. 0 379C390bU­ 15 9.998q 2$2q14U-01 
6.1750-01 " 
J. uu,J-uI 4.3G0b3633TU-,-6 9,9999154676D-O1 
f "--' 34 3129u-07 9.99997796280-0 
dbu, U-jI 3.1571262603U-01 9.99999170220-01 
-T-.4 J vouou-)l ,03135539 31U-] 9791b144S40-O1 
1.i -1 4.e5696613U-18 = 9.88279044721)-01 
O.bvu,U-Ll 9.3bo7499741lU-? 9,91531S10420-01 
PC 
.. . . 
1.40154692790-03 
6.tb4tVd49450-04 
- 1.07475660330-04 
4.1593B130670-06 
1.76001016D-06 
2.26624571700-OT 
2.08385584600-02 
-1.17209552810-02 
2.46818357740-03 
LOGIO(PE) LOG|0(I-PC-PE) 
. .. _ _ 
-1.06499857600D01 -6.09111055290-04 
I.0U-94L+1 
-1.4983805196D+01 -4.66786815120-05 
-5.36614183070D00 -3.67555469660-06 
-6.3S32806AS5D500 -9.5706615480D-07 
-8.5007080494D00 -9.9792934933D-08 
-. 5692214089D01 -9.14569697170-03 
-1.737555601lD* "-5.12041323510-03 
-2.1027484750D01 -1.07324353450-03 
- 0 
G 
0 
9 ALL THETA VAKYit4l H 
N= 19 
THETA1.2500-0I 
-
I.*b7-01 
0,?? U,,2 Ul= 
H PE 
"I+Iv(.t-iut.2 3 b79b44 6 U-I1 
.19.QIl'U 4.30h36033 2 70-'b 
,Z.6.1135539430-1b 
4.74,, uU '--9.0b57l3 2S6U-L3 
2.1Uii Ot 40 a.4332203129U-07 
Ob.b ~b.IL)..J&4.e115698 13U-.8 
2 
1-PC-PE 
o.9U5984 3050-01 
9.99991546760-01 
9;79161441540-01 
9;9032152015-01 
9,9999779628D-01 
7.889044720-01 
- . . --. 601(PE) 
1.40154692790-03 -l.064996b7bOD01 
4.1593813067U-06 -5.3661418307D00 
2;083855846ot-0t2--f/922140890.01 
6.78479949Z5D-oi -1.o015o357530o1 
l,76040180160-06 -6.35328068550-00 
1.17209552610-02 -1.7375"b0ol '01 
LOGIO(1-PC-PE) 
-b.091I05 2VU-04 
-3.67555469660-06 
-9.1456969717D-03 
- -2.94760060810-04 
-9.5706615480D-07 
-5. 04Dlv1-uJ 
-
S' 
4.i"40u.IJLI 
e.7lvvtu ,100 
1 379939059U-15 
3.1571262603u-09 
9:38b7499711b-22 
9.99892524140-01 
9.99999770220-01 
9.97531816420-Ol 
"'I.O7475R6013D-04--i.49838051960D01 
2.2662457170D-07 -8.5007080494D-00 
2.46818357h4-03"- o.1d27484t750.01 
-4.6678631542D-05 
-9.97929349330-08 
-1.07324353450-03 
o0 
cci 
C-00 
-­j 
0 
INPUT R(I/79) 
- - - - - - - - - - - - --- - - - - - - - - - - - - - - -- -
-S-	 --- - -
ALL H VAN8IAI4 iMtIA 
- - - - - -" 	 ­
-. N-7 9r v00 Th?' - - -1 - - ---- ­
- - TmETA __ _PE I-PC-PE .....-. PC .. LOGIQIPE) LOG10(I-PC-PE)

0 -- ..... - ---... _ -- ­
Sl.ebGvt00-41 4,8617193230U-0$ 9.42126713060-01 5,7873238327D-02 -7.31321011750.0C -2.58906B20480-02
 
.0OO$UI. 9.21ttpt44bB5UO 9.* dIt1t 51tuh0 4.18IJ4 4 bdZuU - .i1Vee( I bp~0~Uu
 
2. S1,d6U-61 1.30001724-46-10 9.a3633772520-01 1.63662273480-02 -9.8960509868000 -7,1665684164D-03 
1.2bvuUuU-C 1.15824593850-03 9.98245060930-01 5.9b693133080-04 -2.93619921400+00 -7.6282991082D-04 
Sl:Wbbb7tb0 1J -4.05024275,3DU'4 9.99230125160-01- 3.6485056216D-O-'-3;92519462D400 -3.3448116456D-04 
a e.sVU U-o0 2. 8041467720-05 9.99871142030-01 1.06053823570-04 -4.6419061725D.00 ..S5965911374D-05 
X'Q IZuuVuU-V1 1,94'dU3078U-1a 6.77316954050-01 3,28683045950-01 -1.17111053350.01 -1,692005335D-01
 
- -;66617ju-vf- 2.8124480300-13 7.3339366150D-01 .66606338500-0I' -1.26612955900.01 -1.34662847840-01
 
2.5uoobuU-ol 9.94399510390-16 8.59556472280-01 1.40443527720-01 -1.50024390980'01 -6.57255851830-02
 
" ALL THETA VARYING 
N= 79 0 22 uO= 6 01= 6 
S" ETA R -PE' I-PCE -P........ LOGY1PET . LOIO(-PC-PE).  
4. V1.jd000L-0 4.bbj7 93jV4 U.08 9.4212bif130bU-0j 5, ,,3e3632(U.-02 - 33±1 5O05fQ~I~Lh0o 	 2l.7v utou 1.15624593850-o03 9.982450e0930-01 5.96693133080D.04 -2.9361992140000 -7,6282991082D-04 
- b.55uovOO+0+0 1.94482e3O780D12 6;77316954050-01 3.22683645950-01 "-1.1711105335D01 -1.6920805335D-01 
"- ,7 JJQuU-.]' 9.2148246878u-og 9.5816654516D-DI 4-18334456 20O" 8;Dj55129228D-00 -1.855699GG10D-02 
2,71 OoOOO00 4,05024275430-04 9.99230125160-01 3.64850562160-04 -3.3925189462D-00 -3.34481164560-04 
00 
E.7:
UUU 0'p 1.30001724tgu-o0 9.8363377252010 1.6366227348D-02 -9.8860508868D-00 -7,1665684164D-03

2.?1O UQUO 2.28o l 7(2U-v5 9.99871142030-01 1,06053S2357D-04 -4.6419861725D.00 -5.59659)1374D-05
 
6.5 vvuuuU0O 9.94J99S1039U-16 8.5955647228D-01 1.4044352772D-01 -I.S0d24:i9o9SD-01 -6.5725585163D-02
 
:: 
O .. .
 
153 
-- 
--- -
---
---
-

ALt.X VAHVLN, IrIlIA-

PC Lot-lOuPE) LGO1CE 
TO._hiLTA EP
P.... E 
o (IPM
-
-CPCP - ------ -
--THETAd 449D00 -1.6478942236D-01R. 3 6 3.1575285282D-0O1 -. 4 19 16226.8424333794D-01
I .2SOU0U-O1 30923'90 80t3 
24- 2 .-6.51351594370400 -8,3551350478U-02 
02°buoU~-o1 3.06537814160-07 82o9899338S0-01 
-- -. I......66..9.oOU-O 5
 1.7500975961 .... .. 15. .
 
I.,o0-00-01 l. 4 0 30 24266800A 9.74673432480-01 112963248570-02 -1°B529346173DO0 -1.l408717184-0f 073880 G0 -895540274524003 
- I.bbbbOU-Ol',10643'06310-02 9.00496330240-01" . 4 3 9 P 1 2 9 30-0---.9 00 .3. 2 33441725D-03-2,4551351922 

3 ,b 0 64 2704850-03 9.92581909990-01 
3.9116629602D03 
e.,jvuuoU-3l 

-9.022396251D-00 -6.38604?0875D-01
 1.4920+00 1.2UOU)(J-ol 6.27711918700-10 2.29824218100"01 7,7017578127D-01 
t9,5BO258
95290 .00 .729536500D-01
7.3267070664D-i628701330010 .732529310D-01 5 226 08D.6661...1 l 14 739 0 5 9508 -. -1.072390684200.1 -3.92633780 4.0494.0414739001 826801 ­2.5000000j-q 1 . 8 88396373D11 
- -
- -.
-
-
-
. . . . . .-
© THET A VAFY iN R R - - -
-
- -
- -
­
01 10 8 LO{O M7 LOGIO(I-PC-PE)N. 79 0= 22 DOn 10 
-PE
-RTHETA 

1.25.D-01 3 .15(28b28-O0 -E,4j9Loe4tU40 ­
-j.114087171802"1.852934B173DA001.12963248570027 0 9.74673432480OlZ.71~uO0U0 1. 4 0 30 2426b80-02 -. ? 0i7578 7007 ---.l 2y22396251D0O- 6.3860420875D-01.... 50 00- W,7711918 0 -10 -. a98242161b1-01 2
9 V ss 0 W27I170~o 

... . .4000b00 2.'1894669158D006 

6~~.9616S0 22841lO09.8046330 4D-0 
'27 4 8s3"660D Oi--3 ;659661E2 D00 13956110635-01'7.2516843785D"61 
00 8 45 04±5 03
9:84330240-01 8:392fl9gB3-03 .9560738
10b437064102 

0094Sg U-Or -13515 437D+O0-
-8.35513S04780-02
 
NU0 

,Z704ooOu-u6-- 3.0653781418D-07 "8-2498993380-01- 1
;75
-3.2336441725D-0.3

_2.4551351922D000 
-.7uv 9o0uu 3,5 0642704b5D03 9 92581909990-01 -
- 95o852260BT-Of -.T.6723O6842D1Oj .3,926363770-01
3.91166296020-03 

_ 
..... .550666O -'1 .8683963733D-11 ',4914773900'01 5 -
-
- - - ... 
­
-,- - - - -.-..... - -.. -
- - - ­
z . . . .... . .. . . . ....
. . . .... 

--
------------------------------
.
 
0 
.I 
. 
R 
ALL tI VAHiLWJ INcIi, 

'(HEIA 

1.oIUUb00-01 
2.nuuouou- l 
6." 7b50-01 1 oQoU-01 
10-U -­
,!.5v00t0O-01 
1.25OUuOtUo-01 
66667OLT-0 I..
1. .

d.SOOOU00)-01 
ALL TeETA VARYINONK..-
N. 79 D= 22 
THETA - -'H ­
4.to4UULIU00 
2.71UOvOU-UO 

. 4, vu;O 
e.710GbU,0U 
S2.5000-01 4.7 .. ur) 
2. I1&ouiU+to 
S 6.5quu0",4 
INPUT R*(1B/79) 

PE 

8.22347592300-05 

.
 
b.0926 1430 760-o2 

2 

b.b0282311090-02 

5.11276750970-08 

41367190989D-08 

2.b38ISb3I27D-08 
UD0 14 01= 14 
S5.i12767097"7 
7.7 21533094-05 
b.2075951013U-02 

5 

- 5.68.7295282D-0
5.5028231109U02 
- 2.53b1863i 2 7D00 
100 
- ­
b.o23 92400-0 
b.09261430760-02 
-08 
-. . . .. . . . . . . .- ..... ..--

740493507850V--E6.38746;82068.055rI 

1-PC-PE PC LOG1O(PE) 
3.192511S5560-01 6.80666629680-01 -4.084944574OD00 
.5.6867293282U-054.5892764191D-01 5.41020490790-01 -4.2451374424D-00 
8.63638504270-01 7.5435352653D002 -1.2151963140Do0 
'r"1;2070618 3 0 0 10 
4.02122142060-02
9.0475955468D-01 

3,81409346850-02 9.6185901419D-01 

-

4.55609359400-02 9.54439022690-01 

8.46550730450-02 -9.1534490157D-01 
- l-PCPE 
319251135560"01 
8.63638504270-01 

3.81409346850-02 
3.514746589S-01 
8.7&049350780-01 

226419 0061
8458 

9.0475955468D-01 

" 8.46550730450-02 

.
 
-
bpbt62bBOI
7.5435352653D-02 

"g-

6.48448119510-01 

6,38746982060-02 

5.4f02O49079D-01 
4.02122142060-02 

-1.2594144474D0.00 

-7,2913439553D00O

45-7,388 3 3 760400 
-7.59547650220-00 
Ol ~ 
4Q0 4BIJ00 
-1.21519631400.009 55 3D ^
 
-f34 DO 

2-fl1 2615805D00-. 
-1.20707661830+00 
-- 2-41374424000 
-1.2594144474D00 

9,15344901570-0---7.595T75022D0O0 

-. 
LOGIO(1-PC-PE)
 
-4.9586754930D-O1
 
-3.38260514950-01
 
-6.3668003416D002
 
-5,84640454350-02
-4,34668210430-02 
-1.4166086603D-00
D 

-1.3414073630 00
 
-1.0723470112D-00 
ol 4-E 
-4.b104930U81 
-6.36680034160-02
 
-1,4l860866830400
 
4.5410598181D-01
 
.5.8464045435D02 
"3.38?60514950-01 
-4.3466821843D-02
 
-1.0723470112D-00 

0'O­
_____ 
ALL H VA8TIWU ItLA 
E.
N.79 -'- r 0Ot Wd -OW 
2$1.3UOAollo 
. .2 uU VUL-1 1,104?825557U03 

2x 2 b1(UO .b5i244S2IS80O 
6.17Y1-01 1.et V VU-O1 1.8364076374U-01* 
- t.tbb/fO-vl i.V u lTlVtVO-1 
2.bO0~,OOl 2.?02?57651 I-01 
2.483b93548 O 06o0bo0V-UI Z.43491$96550-0b 
2.tuVUOU-Oti 4.19V9?05809upO 
. . . . .
.ALL THE T A VAMf tING H 
Nw 79 0- 2? LO= 18 -) 
hETA .. . 
2.7Itu~sULJ* I,235,07634U01 
•b~bbgyvvi)'V 24tb9350h'0IoJ-b 
O ?4vov~i~jl l.1SbIS6q393UV-. 39 
t.(UP to I.92e17911 5Ufl1 
(3.~vt~0 2 , 4J4I596~506-
2).suoO-ol 6512'411938V-4 3 
* IsOviu~vU 2.2Ge?576512-el 
- t..bbutbvFU. -'vU vq2 0 53'9(3l 
.
 
. i- C -Pt. L O G IQ(PE)1W' 
9.0674345290-02 9.082224G2920-01 -2.9573132485O400 

1.47446$4330-01 8.50902170740-01 -2Z.721365024D-00 
5.63489167420-01 2,S2970040840-01 -7.36267465450-01 
5.760')3?uV26O-0- -2.31O88776t01 --7.166A257D-I-"1 
6.0069981550-01 1.790749290-OI -6.5713187248D-01 

.422713741iU-03 9.9657480032-O 4.o9297N260-03 .4s 826860D-Oi --S4 351027D0oo 
b 3 16481IOq7003 9.9167931877p-01 - -. 37Sa!581o 0 
18 
l-PCE - ;d . L6610(PE 
2,52970O4884D-01 -7.3266746S45O-01 
3.42271374190-03 9.96514R0032D-OI" .- ,60451014600 00 
5:631391a7420-01 

1.0138538O8001 8.974A4580-QI -zL,936983S479S400 
76O - 16652571o-01b.T609I.26.O.2z31i8 

4.gU9497U269U-C3 9.959 3z6-l6 - I -. I5ti70 
1,74583D0 8.50902T100-4b1 TS16o200 
l.7907441929D-O1 -6,5713187248Q-01 
b.316413047O-C3 t916731877D-O1 -5,767592190400 
b.OO699815580-01 

.. . . . . . . . . . . 
L 0G 1 ( PC -E) 
-1.04251S7]89DO00 
-8:313652836 4 D-01 
-2.49114413050-01
 
.. 39307EO800-01 
-2E,25013800,
 
.4656294215O 00 
-2.39693176800-00
 
-. 0600003842000 
-LO611PC PE) 
-2.9114413050-0 
2 .4 5 6 29 4 21 50g0 
-9.90o244179iD-1 
-2.39507250900-01 
*'Ilhl4t 
-8
-3136528364D0-1 
.2.213O250138D-01
 
-2.0800603942D400
 
. ' 
I5le510146OOtO 
a 
- - - - - - -
- -
INPUT R(lb/79) . 
ALL H VA y illU IM I -t­r-i9~~ -tr-yo--01 
RA 1HEfl.. . ..... PE . I-PC-PES-Ut5. bo .. 
I.ebvoU-l 1,01785534371-12 6.49171419260-03 

0O0 1.717456774 
11 
".yO72b38*50 I 6.8495263S17002 
I- B V01 V.%777 6 5 4bQ0 - 7.04392959Tf670 ­
4.b439PU32250-l 7.4028299272U,02
4.5 0 U-u) 

I-- v - I. bv ttif- ) U.14b4347U-P5 .o00962166400"04 
66 b .u-I- Ti. 17A616320 
- C5 '1.13275259790-04 
d.LuoV.I 1.54781263360-r,4 2.4118fl0 900004 
ALL rMiEA VARY1ylt h 
Nm9 t, e Ub 2? UI= 22 
IUl'J4/L-oef"UO. DO j .9 
1;:7uuOU~yo 4.vg97?3845U-l b.8495263817O-02 
. . S'LC,,UUJJ 8 146380407b-G5 b4_6Do4 
1.66tU-01
 
4:.7 4 0U C U I.tfflT9034302 Tf2 4 339 4O0 3 
e.1tBvUIi*&0 4.2177654602UUI 7.QA43939590-02 
2L&Ui0U l1b I,0I3lq5/LO ?11ul!2-O
Q0 2.kuUD­
4,1 140- 1.1'S74S0 6.1444743670-02'QitO 
1IQQ5uubLiu 4. 7.4U26?al22O-02 
06b.v1uU+" "l147bi2636U4 2.41188029000-04 
. . . .
. .SI. .. . . . . . . . 
PC LOGIOPE) 

9.53329732370-01 "1,9923139390DO00 

9.7178095789D-01 -1.765114 
1 46D-00 

5.2193209773001 -3.8766906416D-01 
51.0176991602D-01 -3.768783028420I0 
4.4158086848D-01 -3,14804005060-01 
9.99817569450-01 -4.0890109174D-00 
0 4 00 -9.99798 5 4 49D-01--4.0563 825
9.99S74O307ID-01 -3.7333420679D.00 
. ..-
IA9mI0 :'O ~ 3Uv.83329(A219U .1 
5.2193209773U-01 -3.87669064160-01 

9.Od962j -268901091704 00"9.9981756945D-01" 
9181l 8 ~702 4 O0I-1 9526T8 710DO5.017695102D-01 .3,68783028420-01 -1 
979U5494-01 -. 24.04Jd8 U0 
- .1 05801 75 486+0--1 
'.415BO6846D-01 -.3,14804085060-01 
- 9,9574 20-Oi -;733342067900 
. . . . . .. . . . . . . 
. . . 
LOGIOUl-PC-PE)
 
OO
 
-1.95685494840000_ 
-1:16433945730+00
 
'1.152094,73970-00­
.1.1300022200D00
 
-3.9958413391000
 
3,9458649331D+00
 
-3.61764151500 
OIlP-E
 
-1.1643394573D-00
 
'3.99584133910.00 
z2.1400251V05 D 0
.15209473970.00
 
-495O~atV 
.9568549484D-00 
-1,13060222800t00
 
-3.61764125150+00
 
42,lE764060690 

0 
- -
- -
- -
- - - -
- -
. . . 
.... 
-..-, .. - -*---- .-.-.-.---- -----------
..................
INPUT R*3b/b4) 
ALL H VAHYiN HNLIA
 
. . . .. -.. 
. .. . .. 
...0 - r" 64-- 0-O10".. U3' ....­
-PC LOG1.01PE) LOGIO(1-PC-PE)1 -PC-PE2 b 0 I-

-5.92526240170-01
I.250U OU-01 1.325448R20U-10 2.55548749330-01 7.44451250510-01 -9.7871388620-O0 
S2.buuUli-1 2. 29921083b5U-13- 5.2417209740-01 4.7582795026-01 -1.26384212020-01 -2.8052614052D-01 
1.524000 I.Z5OvU-tI 5.V3t7VI 94D-05 .6680524 20D-01 1.33135385910-01 -4.2264483774D00 -6.2078468847D-02 
5 50 00  
_1211573190-01" ---48 0214807 - .4,4737771764D-02
2O84f20-0f 

-6.3362177081D00 -1.74672714040-02
 
U 1.411839O5B50:O5
-- I.b?~Lvu- " 	 -q.7 8 70 
3. bo..jvo'- 4.bI08,JTIY4U-n7 9.60576205200-01 3.94213337180-02 
3I.b200 tO-l 764:133953 5o-16 ',05319743570-02 9.5946802564D-01 -1.5135125145D-01 -1.3922022408D000- - I .,?0u-u1 ' 5.be3032207I-1 5.7S8T3976990-02- 9.424126030T1-OI .6245190149D0O1 -1.23967254620400
8 7 5 5 154 0 6 0 1
-i. 2 t0 .8.028Z9378630-01 
-e.8b~b U-0 1 .bBf4149659U-19 1.57460498260-01 8.4253950174U-01 
.
ALL THETA VNYIG N 
'OGC LOGIO(1PCPE)N= 64 0 11 Uv=. 3 U= 3	 L 1.(PE)
" HlETA - PC-.--- I-PC-PE .-- . 
,'.tWo0La.euD'Ol .bJgb44b2O0U-i 2.5b5481933D-01 7,4445125051D001 -8t1034b82000 
- ,22 VT7U-Tr-
C -. -c.?utuL* 5.937891194-5 .66$0524620D-01 1.33135385910-01 -4.22644837740.00 -6.2078468047D-02 
" o v(F7320I13395356-o 4_.U3i97;357D0oz- 625&40-O1"-.f3512Si50401 -91.3922022408D-00
 
" 0 0
 
.J. 4.TP:01 2.23d3443 1 -iI 3.17387b/063D-01 .148 93500 -1ZOS0723090401- -4.9841008487D-01420vtV 	 2
1.~ bl 1 U t ­
dfItULVU-OU .4Rg3905n5-(bto J4 U( I 9!02115673190-01 9.78702084220-02 -4o8502148075D400 .4,4737771764D-020 0.50DQL i'Q im 
4.7582T95 o60U "-263B422b2001 -2.8052614052D-01 
,P?9fhu88S9D-13" -5.241720974-0---
........ 
, 4VVIJ~u 

Z fIt~u~u.o 4.61l86377 40-o7 9.6057f20520U-01 3.9421333710U-02
9 -6.3362177081D+00 	-1.7467271404D-02
 
-8.0282337863D-01
o .... b, SbvuuoU+OC--i.8&141496550-19- 1.57466498260-61 - 8;2E39 61740--.8725515406D01 
. . . . ...
 . .

. ... . .
 
- . - . 
- . -
... - .. . 
- ...--... . 
. 
- . 
- ... .-
. - ­
-
-
II---- --------- - -- - -- - - ­
""C 
.....
 
.. .. 
 -
............................ 

- - -- -- - - - - -
INPUT P*(3b/64)
 
ALL k VANTIN h
ILIA
 
RO '1IET PE I-PC-PE PC LOGIO(PE) LOG1O(I-PC-PE) 
0 . 0.53U]6973e70-08 9.50532718550-01 -1.3056820913D000l~0 bb-'A 4.94672600670-02 -7.8129957387D00 

O.:uVv0u-J 4.0925g04575U-LO 1.55141380790-01 8.4458618740-01 -9.3285873469000 -8.0927234756D-01 
v.2b 1,13V5313d4U-3 3.7847030100-1 -2.933035311D00 -2.O7335039180-01U-u1 6.20390245660-01 
........ t;6b6bb700-g - -- 5,E46g13036n - "6-7532070S0;1- 3.23;0i25i61 ---3 89 0 -1.7035403689D-01 
.CuGI~)- %7.5Q657257140-CS 8.0oob589460-0I 1.9165812021D-01 -4.11926798440 00 -9.2553?230610-02
 
9 I eSQ.-s 24A7bb4b3o40U-13 1.94323965500-03 9.98056760340-01 -1.26061360120+01 -2.71147363560-00 
. .666;G- 6:5 D-I -- -2.4419301Sd2-03- -"g.g7fSSA069A-0--I:3I2335104D. -2.5460409345D+00-- ?07 
?.8u~ut'U-ol 3.19O2R4637U-15 1.320220 7880-02 9.86797797210-01 -1.44961700470'01 -1.8793536007D.00 
~)ALL IHETA VfltYl(- I 
N= 64 U= it lJN= 5 01' 5 
I hETA- ... ............ PE........ PCPP -. PC LOGIO(PE) LOGIO(1-PC-PE) 
1.tsuu-o1 
4U'*OLVvO 1.b16l934U-9d~ 4.94612o6006(002 9.,09J208t55U-01 -18129fl3UL'U 1.JV'b YSJ~uu 
t. llUU()U3tt i3945134V- 3 b.2039025660-Ol 3.78470301200-01 -2.9433035311D00 -2.07335039180-01
 
b.SOtLutiO -2.,,7664630o4003 1;94323965500-03 -- 9.98056760340-01 --1.26061360120-01 -2.7114736356U-00 
I.bbtO-01
-

-;7AoLG LC -5.7384229150D-,9 6.55002429320-02 9.3449975133D-01 --8;24120744790O0 -1.16375706930DO0 
.71o0OU+Qu 5.64691305-j60-c 6.75532057080-01 3,239032516D-01 -3.2418889910-00 -1.7035403689D-01 
&.1~CjtjUG b.b3'0 401918LJ-I. 4.zflT93-U52IPO4 l.fl 15850698U-01 1.I4"U0U 4bUWVW~0 
- ,'74ubuD ,69259u457SD-1 8.4485861874D-01 -9 328587346906O0 -8.09272347560-010o'-0 1.5514138079001 
2.71VGtU+Oo 759b5725714U-05 8.01065894060-01 1.9185812021D-01 -4.1192679844000 -9.25532230610-02 
0\- - - 6 .55COUu-ou- 3.19 3S2B86-7D-15 1;3202202788D-02 " 9.8679779721D-01 -1.44961700470401 M1.8793536007D*0 
0n 
o-) i o,. 
0i 
ofPJW (36/64) 	 ------------ - -- - ---------INPUT R*[3&/64). 	 . . . . . . . . . . . . . . . . . . . . . . . . .
 
ALL R VARYINO 1HLIA
 
'0 IHETA PE I-PC-PE PC LOGIOPE) L6GlO(l-PC-PE) ..
 
o.25ULOU-ol 5.34486914920-0T 6.38742823030-03 9.93612037280-01 -6.2720629225D*00 -2,19467396660D00
 
J.tb6blULI-0I 48.bd 144488VU03 V.Y41 b8U)-01 -Do.3I9V 140UU*U9 -e.00p4,*ipjylU 	 -' 
-- 2.sFutJLou-01 2.2043799o1713-ol 2.6633D443540-02 9.7316673521U-01 -6.6567135573D4-00 -1.57133005150-00 I .b240*00 
.2bbvbv(A-01 8.O067$0733-03 3.4408051826D-01 6.47918803670-01 
-2.09687320410*00 
-4.6333991631D-01
 
. -. 56bbiuW-u-- -r.o6711953303--3.91062701940.01-
--60O2i7O42?,870O7-'6;m96120D1DoOO'-"-4.0775350342-. . ...............3 
2.SVULMOU-0i 3.1004633490U-0 5.4135234469D-01 4.5554719196D-01 -2.50857339810100 -2,66519977880-01 
3.bR 0aO0 5].2S5,d.oU-01 3.30282210 8U-i1 6.o118b500410-05 9.99939881320-01 
-1.0481114817D-01 -4.2209907800D*00 
I.bbb67UU-.fl .13i 84480U-l I 8.4099169155U-05 9 .9r30681D-01-1OZ7I236332D;01--4.0721208498D-O00.... ........ 
2.St,&uoCU-vai1.2116 522510 -1I 5.7694604822D-04 9.99423o53940-01 -1.0916545677D.01 -3.238864797OD009 . *. 
ALL TiHETA VAHYI.G k 	 ...-
N -64 = l" 0o= 7 Ul= 7 
... 
NE4 	 PC--PEf PE OPE)----------LOGl* 	 1tETA ...... 1........- ............ CC I 1-CI'PE) ' 
125 00-0l 
*luuuos uu 5.3448691492U-S 6.3b74282303U-03 9.9361203728D-01 

-b.2720b69225U 00 -2.194613966604O0 
2. LtbdUU+1 _ .UO0678 0 7330-0A 3.44080518260-0 6,47918803670-01 - .0968732041D 00 -4.6333991631D-01 
.. .vU.GIJ -w' I0 .- --4 22o9907800000 - - -­u ?a1"058- 6.011865V410-0-	 14817-+01 

0 - 61u0 4 .itu 4.75]8-0-7 556273f 659U- 0 3 - 941i416845 280o-01 -- i.j394i46D-O00 -2,o6637418190*00
 
4.7]00VOU.JO 6. 1687119530-03 3.9106210194D-01 6.0217042687U-01 -2.1696120901D.00 -4.07753603420-01
 
.b5buuutoQ 2.141b 448eo0-, 8.46V9)69155U-05 9.9991530081 -01 I.061124b M4220 4..0,-0121tUB'960
 
- ~~~79o~u-7 .6433 0 443540-0 1Z t.ii7677tjai-oi r-'.-c 7flE5730.0o -1.57133005150-00 ---­
e.,lQQt0uuu 3.1UU4633490U-03 5.4135234469U-01 4.5554719196D-01 -2.50 85753981D-00 -2.66519917880-01 
- -----. 5.76946048229-4--99942335394 001 -"-;0 654567D+01 3,.23886479TOD400 ­0 - 6-'--UO 2 S10-1 652 
-C). - - - - - - - - - - - - - - - - - - - - --.. .. ... 	 0 
o 
------------------------------------- --------......... ...... .	 @
 
- ---- - ---- - -
INPUT A-(36/64)
 
ALL H VAHIINt IlLIA 
. ---.. ..... ........ ....---
..... .------- ---------- -------.. -------... . . . . . . . . . . . . . . . . . . ... . . . . . . ... . . .. ..... . .	 ....
 
R TNETA PF I-PC-PE 	 PC LOG1O(PE) LOGIO(I-PC-PE) 
Th&6-U -)	- ---- ------ -- -- --- - - -0- ..- - - - 0D 
I.e5bOUUIJ-01 1.09014342660-05 5.92020425670-04 9.99397078140-01 -4.9625163588D00 -3.2276633092D+00
 
h,tt3~lU-tl 1.'4JV1~tJJbU.VD 	 .v~dvoifeLJ.U ."*.v'o94qU. U0 .. 3*jU*C J..4 au9V 
SVOuOL)-Q1 2.70476020840-05 2.9833o3723TD-03 9.9608964867D-01 -4.56787123140.00 -24 52530252q000a00S -
I .ebot)0t-bl 3.2324294913V-02 1,2642263321-01 8.41253071870-01 -1.4904709396D00 -8.98175168140-01 
.. 66nD - r- 7375539 616851)=6Z -1 -4'8Y67187 10 01- -- 62 742 Y6I --; I 74-9294 042S0 0 -' S ;29190 T1842. - 0 1
 
2.Su OU-Ql 3.bVb73$37710-62 2.45516681850-01 7.15715934390-01 -1.41153350650o00 -6.0991899401D-01
 
1.2U0UOOU-J1 2.777(,5741120-19 1.33952725010-06 9.999986S7700-01 -8.5564151418D-00 -5.8730484471D000 
1..666670C-V.-- i.384f480USo0 9 17T34241410t0- 9999926292V1---B;554694136D00 --. 76089042840.00 . 
4.oU0U~l)dl 1.1211?359840-t),8 1.53955263650-05 9.99984593260-01 .7.95034650590.00 -4.8126054582D0O0 
ALL THETA VAHYING 8
 
N= 64 U= h' our 9 Di= 9 
NET -P----------PtPE--------	 ---- P~ 0fE-------LOGIO(1-PC-PE)
1.2bou-01
K. I 2500-) * 4VUlo.oUU0 I.0914J44b6U-0 b .veO 445bU-O4 V9v93910fd1lP4 .9d-O3UU+U -.- 2c MDoju2eU.­
2.71o0UU.vu 3.23242949130-12 1.26422633210-01 8.4125307187D-01 -1.4904709396D.00 -8.9817516B14D-01 
* o U'*, 3395272501066-" 9.9"99865770VOl" -8*56411418O.O0 -5;87304844710-006if -777o574h112-i' 
1.6670-01
 
".7Z0Quu0ou -1. 2 4j9l77 3 360-i,5 7;19q4 j477SD;6d - 9;99P811727r-0- -z:96saO83407D-00 -3.1082193337000 
* d.7IitUODJ 3.55390616850-.12 1.48186718710-01 8.1627421961D-01 -1.44929404280.00 .8.2919071842D-01 
.Sbuvu.QQ 2.bjd414b0009 1.734241'IdS1'J-O6 tY7 W2b2920-01 -e.b4&je.i3blu.00 .(D
 
2.5U00-01 - .'70l 620O-CS "2.983o37 370b3- "9.969896487D-Of t 4.56787I2314o00 '-2.525302529BD-00
 
4.1juuuUO 3.B76t3$3771U-0d e.4 55166B1850-01 7.15715934380-01 -1.41153350650.00 -6.0991899401D-01
 ) .510J 121" 359840-s " T.53955203650-05 ...9 32Dl- 7.9563465059D000 -4;81260545 a2D00
g99984S9 

a' -	 a 
-- 
---- 
- -- - -
--- 
- -
-. ­
- --- -
-. ­
-~~~~~~~~~ 
ALL H VA~tF4 iHc iA ° " c-' P ! 
. ... .. 
... - - - 3"-- -m . .. '= -- - -------------------------------­
. . ..
---... .. .-------.. .. 
. . .. .R" EA o 
.. .. 9..87296 .39D-'
-1.2 473330.18.7648291562D-01 
-O-.- -4-0 - -1 

44Q70Q453TD0IIetOO3~~
~.bU~~OU~I 1.bp44 tO t 1~~~~Q4ii3U±~~eui 

- -.-.--
# 
"b I7 3,, B OD 
"a l 630- 01j.. .. ..... . ..... 2-02
2. t~~vOU 1 452390 135 .23510 53,467825189

-3.95360903300O0 

-bj*1 1 2 7 3 2 9q75U04 0 0I-01 " -2g,6 

1.66 3 3557061D-02
9.23255169640-01 - 61 d 0 
... 
... . 4 6 3 2 
o . o............. 9 0 1

vt9 0 I.btU 4D-0 9.u32567733 - 1,6773060371D00 - 63Q 5O00 . 03, bZ9522 0 .O 681621
5620 0
57 60 0
759073935 1 -2.0411
3 7 0 .9 

. . uO 3 
 2 6 9
 
--2.;-
P... 2. 4 6 3 

----- -.----- ----- ----- .. --- 7475D+0 
. 
...-.A r. R .THETAS.L 0 1(~6I(EtO- 10 01= 10 1P-CPN124 0 AS 
N.12
TMETA(-P-PC 
1.*2bOO0 I 0 0 0 3 , 4&YO 2 S18590-oZ 
.11GI.$ 4W 9.32SS~96Q0I T. 6 )355061-oa~3A360I12T39~7U.3 

~ ~~X7h7~ o -26o~OfW. 12200
61816
~~~ ~ a ~ ~ ~~ KSIf3U1 ~ 2 4 6 6 3
~ 7b6?D-0105-0Il 

?63S40 3if52173S0ED-OlI69)420D0 .34S220 

- 66t- 0 . .I
 
. .S ...............

...2...r10G0U. . u0. 
000Z
 
o 
- b 
Q0-
... . 
(DT-------
Ro 
.. . . 
IILtQ 
-----------
THE7A 
1.25vu0t00-ol 
. IN&UT R*(54/l24) 
LLL T 5AIAI 
------------------------------------------------
PE I-PC-PE 
--PE"P-E" 
1.8889315680DM10 1.27354910170-02 
PC 
9.872645087QD-01 
LOG1O(PE) 
-9.723T737754DO0 
LOGIO(1-PC-PE) 
-1.8949843061D.00 
-... . . . g 
------
- -.... 
Z.SuuuubV-O 
50vtO U-ul 
T7-hBDm-hI--M 
2. VQOAU -o0 
u0.0bO U-uOI 
66tbr-1-
. o-o o ,u.o 
3o21911468000-11 6.31683851910-02 9.36831614780-01 -]o04922635510.o1 -l.199500225100 
1.6811779638-03 6.98726233790-01 29959258824D-O1 -2.7743863112D00 -1.5569295078D-01 
rV"qo3, 74 0o ---T-51 52314aa1a uIrr.6s6r494eU8l - ' 2 ; Z6?07 2 30 +OQ0 .12405704213 -01~1.36561383170-04 8.7145934455001 1.28104094070-01 -3.35995468260#00 -5.975286a8530-02 
.13202814b60-I$ 2.7402824380-oS 9.9997259572-01 -1.70898011270401 -4.56218156510.00, 
7-- 9 0 S 6 BDr9B -4 , 7 5 2477 3 279 U-OS - 9 -.V99 5-24i-5 2y--..1lB2540f 2r;o-yr-.30923954 0.-19 5.20599999790-.04 9.99479"00000-0  -1.80804387210-01 -3.2834958364D.00 -
A 
At H AVRYN------------------------------------------------Y- --- G --.. 
.. . . 
N=124 U= 3 0o0 14 0='14-----
1.2 bOO-01 "F ! . .i .1 1 I 
'.I'0. tvouo I. b9J18b0U-uI0 ,(3J49IOi70-o 9,8728450879-u1g -9.7(e/iJt ( U.Uu 
2.71uo0+i.3o 1.821079638uO3 69 8726233790.0I 2.99592586240-01 -2.77436631120.00 
......553 ---. IZ2o81456 " 7 6238 O----1-99972"9572.O 
_.. 7 9801-127D41.5670-01 ,-.. 
-A 49siutu23u 
-1.55692950780.01 
4.55 I8156510400 
. . 
. 
'-
. . 
-
2. IuOOv .)O 1.4903647074u-3 7.51523140!0-og.4698649448D-OI 
-2.82670144230.00 -1.24057642130-01 
. . 4.0 -7-041r U R U 1O- 9- ll 
.7100 O lO.O 4.365b1383/70 04 
O------S~uCd~~flv gs4oox9 
-r5" 
8.71459344550.01 
.2059q999 7 90 4 ---
167OD649-U 78 VO T- ZI W0226355 WD.01 =1 199S0022510+00 
1.28104094070-01 -3.3599546826000 -5.9752868653D 02 
994T9fl"obb001-or--904aocsro, 0I-- W3.28349523640.oo 
ID,. . -.. . - - - --.. .. . . . . . . ..... .. . . .... . . ... . 
P- ---
---­- -
-
-
-
-
--....... 
- - -@-
. 
-
.. 
-
--
-­
- - - - - ---
-
- -
-
- -
-
- -
-
- -
-
-
-
- -
--
-
-
- -
-
- -
-
-
-
-
- - - - - -
o 
------------------ 
- - - -
- -
-- - ----------- -------. 
...-
INPUT R-(54/124) 	 - -.. ...-...... 

ALL H VAHYIN3 HHIA
 
..N=124- o-Z-L --------------IA-- --.-- -- -- ---------
.H IErA pr I-PC-PE PC LOGIO(PE) 
- -* ------- -C-?-P­
i ubbUU-JH

fj~~~~~400 -.. ­
I88l27u8U-OU b.90051861330-04 9.9930992942D-01 -7.72772169920+00 
J~oob~b-4Je~445~bk(U-W ,.04b5dI.ThJJUQJ 9.9B9f45t9bOU'uI .tU~~bU 

, u .-- ...... 79371lb10- ... 87863300-03 .95132075730 -7.2370428410D.00
..........

I. vpuUUU-l 1.171(,3122J70-12 3.7378459703D-01 6.1450509073D-01 -1.9314315250D00 

-- - -.. tq,0-1f F "I.7377O56571Dr.r 4.2277P21000-61-3 6344068244D-01 -- I .605272112D;O0 
2 .I,, IY'-0 .b795?92 10,2 5.7b6053$8O6U-01 4.04599318960-01 -1.7748124365000 
d).4,OtIUU-(.1 7.$bb039952u-I5 1.55773966600-07 9,99999844230-01 -1,41031760510*01 
- " -f 7. 153M8301IU15 " 2.5 31577080-07 "9;9997476001' .126444630-f 
- 4.5"uubI>-1_ 3.929T;310$1U-14 4.149731YO71U-06 9.99995850270-01 - ,34060515730+01 
ALL THETA VANYII4G -k - .- ---	 - --
N.124 2l3 DU= 18 01=108 
O 	 THEA PE 1-PC-PE .. PC ....... L6GIOlPE 
1.2500-01 
4.a1'oU000 vbu 1.b(I6dRMdBU-Jd 6.9O0b3I33U-0 9,9930992942Toh01 -1.(12fLbV94U-00 
0) e.1loQutu+O 1.171n312237U-02 3.74764597030-01 6,14S05090730-01 -1.93143152b0000 
6.bIul L t1 " 7.W'439952U-15 I.5577j96660U-07" 9.999984423O-01"- 4 103176051001 l~bb7U-01
 
1.02645806330-03 9.98973519500-01 -7.6490669938b-00 
e.(I uvbUIJud 1.37b705b7TU-CZ 4.22772221900-01 0 
4% U. ,,o*I2.e4J5358"Ii7U-281Uv 	 ­
5.63440682440-01 1.860S2721120400 

t.2b.u5Ou+ 1. I 30eb- pI.5e3l7048U-0i 9.999V7476fU-01 -I.41db4b 

4 84
 
..?40oT,0oLo) 5.793715' 15i1D-(, 4.8b786633600-03 9.95132b7573D-bl -7.737o 2 10oo0 
2 0
l]1	 .)d 5.7Ub053d8860-01 4.04599318960-01 -1.774B1243650DO0
2./IUOOU*OV 1.b795?9
 8
 
" " 6,55ubOu0U c "3.92598310 10-1 4,1497319071U-06 -9.90995A52WD-01 "-l.3406051573D+01 

U1;
 
G 
oof
 
-
.. ...............
 
.. 
LOG10(1-PC-PE)
Q-

-3.1611182683D+00
 
.~bd83fU
 
-2.31266135530+00
 
-4.2737859906D-01
 
.3.73B9355559D-OI
 
-2.3761752585D-01
 
-6.80750512110D00
 
-6.5980556039D*00
 
-5.38197995990-00
 
LOGIO(I-PC-PE)
 
-J.1b 1d 1 JUU0 
0
 
-6.80750512110.00
 
-4.2737859906D-01 

-2.g986S87893D+.0.
 
-3.7389355559D-01
3	 '
 bB0 bU iU 0
 
-2.31266135530+00
 
-2.3761752585D-01
 
-5.3B19799599D+00
 
C 
INPUT P.(54/124) 
HrrN VAHiINQ IhLtM I 
O 
S 
.I 
I..?bJt.00-jI 
o D+bvuu-.... 
.c vbuov- 1 
5.661 ',,. 
d.buuobuU-jL 
I.ebuuuU-GI 
1.6bo~huu-, I 
2.btuj0-.1 
.TETA 
2...... ­
3.3lle%8b0980-cb 
2.8936751239u-15 
7.96417715blU-ud 
-,4 6944 067130-t!2 
1.ti2b4 S400-1u 
2.40713?2755U-I 
3.194t871930 D-11 
7.2U71024?4U-lo 
. -PC-PE 
.-. ---.- - -.-
5.34438719530-06 
4.666614420 00-05 
2.9949993226U-02 
3.49959750010-02'-
5.46252331790-02, 
8.88098280220-11 
1.225568v7510-Io 
2.679?714 4 90-09 
PC 
, . 
9.99991343040-01 
9.9992439710D-01 
8.90408235210-01 
8.7o0109618290-o1 
7-83108281420-01 
9.99999999890-01 
9,99999999850-01 
9.99999996620-01 
LOGIO(PE) 
. 
-5.4798351179D-00 
-4.5385502292000 
-i.098859088oD00 
"-I.02275938510O0 
-7.b977117o30D-ol 
-1.061132555D.01
-I04955988490 01 
-9.15361895070-00 
LOOIO1-PC-PE) 
-5,2721020365D-00 
-4.3309980813D00 
-1.52360327150+00 
-1.45598190240.00 
-1.26260660610+00 
-1.0015389710+01 
.9.9116625605D O, 
-8.5719022368D-00 
, 
* 0 
ALL THETA VANqTll, R..­
0=124 O= 23 OU= 23 01= 23 O THETA ii........PE 1-PC-PE 
t. IIuJtUU')0 7.9bYl771boIU-j d.99499932260-02 
b,5.6uuUO.uY 2..4713227550-1l 8.8809O280220-i 
"o10CI' 4v(.t 4.013.330368U-)o 7.65666009040-06 
__dlA.UQ. Q,4944u6713U-. 3.49597b0010-02 
3.55Ijj~It.G 3.i94$?9 ou- I :4V5970010y 
. 74v vUU+0J' ?.893b75123 9f-n5 4,6666144'2000.05 
e.I7uvUUv0 1.62266465400-0l b.46252331790-02 
b.svvvuu- v 7.v2o7102424qJ-1 2.67977149490-09 
...LAST CASE 
PC -
8.90408235210-01 
9.99990998D-01 
9.99987729910-01 
8.70o0961829D-01 
TVW 8 0 0 
9.9992439710-001 
7.83108261420-01-
9.99999996620-01 
COMPLETEO-** 
-"LOGIO(PE) 
-I.098859088OD00 
-1.06113425550.01 
-5.33597577870+00 
-1.02?7593851D+00 
-. ~39840 
-4.5385502292D0 
-7.8977117030D-01 
-9.15361M9507D-00 
- LCG1OC1-PC-PE) 
-1.5236032715D+00 
-1.00515389710.01 
-5.1159606325D-00 
-1.4559619024D00 
-4.33099808130O0 
-1.26260669610o00 
-8.5719022368D00 
. 
Q 
C­
-
'' 
0 03 
PART II
 
7'-.27
 
INPUT R(1/63)...
 
ALL R VAFHYINM IHLIA 
R THETA PE 
V. 1.2433087586U-1 
1.Z O4VLU-L o. 
-.­ obt-l-lO1 7.73329977,00-0 
e.b'.X6OUUO"- .. 3693723?20062 
... .~ . . .... ,6B5637Z 1 
1 .2 v"VU-0d 2.3933311424U-01 
I.taoub~tI3-v 4.4fdjtjbb44UI1I 
- - .S....,uu-cI 2.,915693l70-,)l 
-9 - L. .I 5.b4V5i95S 3U-0e I.UU-f1-- ,.18sO4559U-c2 
I.6oObATO-6L .b7463136220-0 
4.b GUou.,-t.1 2.4154Jld00ti)-04 
ALL-THETA VAY-YINi
 
PHETA
ER 

,7 ,, u~ila lo2433p875866)-al 

b.1.2U5ul)O- 5.0451955230,01

1.2500-01
 
4. 7I-vUUuO 8.3 0419Q0 3U-u2 
- a.aTjvvOu0 :3)93531144U-(,1
5
6.b.~JutGU.D0 3. d18049 99-vd 

.7l"u O,{Ob 7.73329977TO-O2 

4.1IUtuoUUU9 2.2(bl/5b-4U-I0,z.. b~b vZOth.0 - ?.8746313622-r,22.S0uO-01 
-4.7?4tuOUv 6.b3A9372320-,2 

3 9 9

S .. d? u oO'J - 27 196 33170-01 
b.bbugdOU.vO 2.475431200bU-02 
I-PC-Pe 

3.5527]3780-15 

9.94030856010-02 

-1.251A66046301)O 
- 3.5527136780-15 
I.2058t002790-01 

1.4bslty6Uzw13 ­
1.8935S221400)-01 
2.22044b04930-15 

PC 

8.7566912414D-01 

6.j911-bl3WTB0U-4
$ J41f 4f1b-0L 
8.2326391666D-01 

_'8.D6Z6323OD-Oi 
-7.T31361275U--0'--
6.4008088296D-01 

3 490cLj.i 
6.11487845'441>01 
9.43 0480448D-01 

LOGIOIPE) 

-9.05421006920-01 

-I.0,U1,U&41 iU.U 

-1.1116351545D-00 
--I.ib 0IU8190D00 
52.745360223D-01 
-6,2099720804D-01 

b.dSUii3I 
-6.79527734780-01 
-1.24799848400-00 

4.97b26051570-OZt -9.iT7998596AU-O0-r:.19189057760D00 

5.80W8CO2525D-02 

I--.2530704462U-02 
-PC-PE 

3-5527136780D-15 

8.22046v4930-15 

8.381o1537580-02 

1,205860L2790-01 

4.9782605157U-02 

9.94030856010-02 

I,4036(194U6UL01 

S.80880025250-02 

1.5146804630-01 

1.8935b221400-61 

7.25307044620-02 

9.13165683850-01 

V.027149b352U0U 

-PC 
8.7566912414D-01 

9.4350"80448D-01 

8.32199647160-01 

0'40808896D-01 

9.17998590280-01 

8.23263916660-01 

b25i794901(YL 0b 

9.13165683850-01 

8.06463823000-01 

6.014878544D:01 
9.02714983530-01 

-1.54141784060400 

-h~bJ4viJvbU'O0 
LOGlOIPE) 

-9.0542100692D-01 

-1.2479884840000 

-1.0758024151000 

-6.2G997208040-01 

-1.49189057700-00 

-1.11163515450-00 

-b.42413. 41-01 

-1.54141784060400 

-1.16501138190-00 

- 6.7957T34780-01 

-1.60634913950.00 

LOGlO(1-PC-PE)
 
-1.4449439792D01
 
-1I.,borccCelm U0
 
-1.0026001343D-00
 
- -9.0258023474D-01 
'- I.4449439792D+01 

-9.18703100670-01
 
... VZ2U8 
-7.22722714870-01 
-1.4653559775D*01
 
-1.3029223802D00 

-1.23591355740-00
 
-1*1494fe10440t0U 
LOGIO(1-PC-PE)
 
-1.44494397920-01
 
-1,46535597750.01
 
-1.0766722724000
 
-9.18703)00670-01
 
-1.30292238020.00
 
-1,0026001343000
 
-344*4?y dQU-UI
 
-1.2359135574D.00
 
-9.02580234740-01
 
-7.2272271487D-01
 
1,1394781044D.00
 
- C 
- C
 
Ci0,. 
- - -- - ­
INPUT R-(14/35) 

-LL H VAKINI' Iht)A 
3 -----
---- .-- . .0=--- .. QD -0... r 

O I , 
 . ..
R THETA .. . .. ...E . . . . . .. i-PC-PE 
.-25 D+0b. . . . . .
 
0. 2.37519766070-02 1.11OZ2302460-16 
1.bbt6U401- 9.56b52713360-03 Z.92356688410-02 

-. . . 3C00JD00C "816734o0-ht3 -65776569380'02 

-...... 1 -f7 3494 02D-l..2.2204460473DI5-
8.02V14389860-02 

"I 6 . . . .. ,, . .. . . ..... 

I.2bU0U0U-U 7.t$5113 0-00 

0 ~240.0 6.3324541906U-a2 1.2053543201U01.SotO-1 
- - t. 5.7551239414U-03 3.88578056862U-16 
.. 25 L;-J- -I.9224990371D-'03 7.5305845292U-03' 
-Ibbb/tU01.. I,.69)147?30-03 43692003190-03 
t.t~~oLJI j.ItVj9D47ItLJQ 8.43692003190U03 
.0(bb --

§Aid? TiHTA VARYI1r0 R 
q= *) 4 0d .I-PC-tE) 
F1 1-PC-PE 
Rd ~0.. 
. 4 0 2.47t 66j7U-02 1.11022302460-16 
... .7oOu J1.ITL,34946201.1*.* 2.2 04460493D-15 
THETA H 
6.SbvOdU0u l5.7bb5l39'74D-03 3.8B578obB620-16 
9 
.. 4.740 vACZ.C, 1,311t403 0Uh,2 2.54573177270-02 
".71to"to-o 7.611S8113620-oe s.09214389860-0c 
e~bu.'Jt' .V224990371U0-) ' 7.53058452920-03 
4./(u 9.56b5271336 2.923566b8410-02~u0u¢(j 0 -03 
9 3 
2.500" 16. ,) uLu 1b3y1064130-,)J b,44b920031 0-0
4.74000OU-00 8-0316127340U-03 3.6577656938D-02 
.j.lubU+dO 6..324541906U-02 1,2053543201U-01 

n-i 6.Sbo~utuUQ 1.247) 951700j 1,0786457186D-02 
.-

-..-.- - .--- . - .--
. 
--- ---....-
PC LOGIOPE) LOGIO(1-PC-PE) 
, 9.76248023390-01 -1.62430024310400 -1.59545897700 01 
9.6119580403D-01 -2.0191549073D-00 -1.53408695610.00 
9.5390o30330-UI -O9I97240Dh00 '-1.43678411770+O0
 
8-;8 2 096505380l-'-9143014445D01 -1.4t53559775001 
8.4096a749650-01 -1.10726105200-O0 -1.0919364030D00
 
8.1614002609-01 -1.984279432O-0 9.1888527124001 
9.9424487605D-01 - -22399453186000D9.9054691643[01' -2fl163338690 00 Z2412317131220.00 9.90023973490-01 -2.8127313341000 -L20738160673O00 
0.084b0 7816ffl07000=,.9~O'8C~Q 
= D=T 41 - .. -
PC .... LOGIO(PEI LOGIOI"PCP)
 
-1.6243002431D+00 .1.5954589770D.01
9.76248023390-01 ­
8,8259650538D01 -9,31430414450-01 -1,4653559775D-01 
9.9424487605-01 -223994S3186D-00 -1.5410521726D-01
 
-1.5941873571D-00
 
8.40962749f50-01 "-1.10726105200A00 -1.0919364030D+00
 
9.90546916430-01 -2.7161338690D.00 -2,1231713122D+00
 
9.63404651880-01 -1.9531916015000 

-1.534086966D000
9.6119580403D-01 -2.01915'9073D00 

..9.90023973490-01 _2.8127313341000 -2.0738160673D-00Q 
9,5539073033D-01 -2.o95197Z404D+00 -1.4367841177D-00
 
8.16140026090-01 -1.19842794320-00 -9.188852T124D-01 .
 
9.8796882326D-01 -2.90492848860.00 -1.9671211760E)00
 
G 
* 0 
"4 

1115010521726001
 
C) 
00 
0 
..@7TNGb EI. 
-
O i.obnt70J-31 
---
.517 
-0-8Z.j~i---
. .......... 
l.25vooro-o0 
.5 Ou-t:i 
-9-00v. 

- iZ"dV;C-uil 
I.bbb6TV-UQ 

ALL THETA VA flir' A -. 
S HE7A ._pc4_p 
47v.GU 3& 
...ti . 
b55d)O+t
, 0 
- - 4.4008u'0 
2. 71j u o' §.5suouE-vo 
4. 1bAD-01 
6.3SuGO0UV00 
e.ouOD-0X 
b 
b.b" 00OL),o0 
.54t-Uo 0VU 

S. 
INPUT P'(1/6) 
-
. ....

-	
PCPE 1-pc-Pe-

4.25746b13J00OD2 1 5744801589D-01 7.9997731 7D-01 
9 0
2.Ibg32900-02 2.5u3993 247 -ol 	 7.2770230430-01 
7;b34659a3400-0I1,7461P4464OD-0 -2.913283I96D01 
2.42970334D-01 -"2,6568705872D-01- -5.91340909930-01 
1.o5234949b50-0I 3.73507 59bSU-01 5.21257790900-01 
b.483nS5?474U02 4.37719679440-01 4.774497t7840-1 
S.­'.4b69312024U028g1664130? 8,97152521520-018 
"6. 554 6470qi3 " 1.368 0-987D01''8.56361470160-01f 
5.72V85703250-03 1.46bbt46300-01 848001679440-01 
PCPE 	 e 
4.25746713301)-0 1.5744a015890-01 	 y:999T731E780-01 

29,7?0 2,656O8707201 5,q349090993-j4? 1 03134U-f ­
I.455931aOb40-.18 b,2eSJb64130-02 8.9715232152D-01 
4 b44014 260-a Z.34b5342870-01 7.40502557030-01 
1.,S34949550-, 1 7259550-01 0ti
3.73 S.?I 2 5779gOD­
6.U2b5426487003 1.36b129U7200-01 	 8.563014701\60Dl 
2. 18 81029'00-0 2.50399392470-01 	 7.27702304630-01 
5.12S6570525D-03 1.46268463900-01 	 8,4800167940-01 
7.03465923,00'011.7401244640U-02 2.79132831960-01 

8.4b305527240-02 4,37719679440-01 4.77449767840-01 

.2171718500-03 1.6S706225690-01 8.307460245D-01 

0,0
 
. ...
. . LOO1PQE) 
.,37 08486960D-00 

-1.6595895413D00 
<-1.7S941968730-00 
'-8.4474891231,-01 

-q.77840002820-01 

.-1.07144776330.00 

-1.43685914520-00 

-2.16S8628154D*00 
-2.241866212600 
LOG10(PE) 

-1.3708486960000 

-8.44748913340-01 
-L.B3685914520.0 

-l.60477823040-00 

-9,778400082D-01 

-2.165862815D-00 
-

-1-659544130 00 

-2.2418562126D00 

-1.75941968130+00 

-1.07144770330400 

-2.374 97S7%0 70.00 

..
LOGIO(I-PC-PE)
 
-8.0286280783D-01
 
.6. 0 1366 Q17Q-01 
-5418704D-01 
-S,7562959900D-01
 
-4.2770U95275D-01 
.3,568039275lD-01
 
-1,0540975026000
 
-8.63872bT455D-01
 
.0*34S4970069-010 
LOG(I-PC-PE) 

B.-02S6230793D-Q1
 
-575629S900D-01
 
-. 054D9750260+00
 
-6,2957309556D-01
 
-4.27700952750-01
 
-0.638?267455D-01 
-6.01366729170-01
 
8.34849300690-01
 
-5.,5418907824-01 
.3,388039 75D-1
 
-7.a065593283D-01
 
0 
INPUF P(3/10) 
ALL H VANU'd IHLIM 
"N 6 t00 4 "oo"01= 3 
R
0 
i.422D-0 IHETA 2 0 
PE 
4.5373216B950-0J 
1-PC-PE 
4.4428680701D-02 
PC 
9.5103399761D-01 
LOGIO(PE) 
-2.34320042880-00 
LOGIO(1-PC'P) 
-1.35233658289000 
1.Ob6610)-0I 
2.b OuoOU-Ol 
1.3124]767850-03 
9.8925060O100-04 
7.62223872Q50-02 
8.83549568570-02 
9.2246519503D-01 -2.8819279282D-00 
"9.107557925M0'1 -3.0509758292D400 
-1.1179174532D#00 
-1.0537690803D-00 
8.130D-01 
" 
!.,0 u-41 
3.922'51298 4 D 2 
2,25165479650-04 
1.51039796520-01 
E?2584757636-01 
-8.'09739696490-01 
7.5163587568U-01 
-1.464867303D00 
-1.64749819080-00 
-8.20908608120-01 
-6.4618456563D-01 
b-tb621595621U- 2.6898702112U-01 7.15391383260-01 -1062746085D00 -5.70268674610-01 
1 5 6.83021824900-04 1.3636314233D-02 9.85680663940-01 -3.1655654189D-00 -18653029995D00 
9 I.eSj~.-,i1.b14a5o2720-04 
.booU-(01 I,157b4386290-04 
2.27863617640-02 
2.43350761180-02 
9.77052216730-01 "-3.7920386140D*00 
9.75549169500-01 -3.9364625432D-00 
-1,6423250119D-00 
-1.61376729100"00 
4.5uuutuU-.(I---- u.b4-I13Zoklu-Q 4.95b49I'149u-Q2-- 9.70Jb84b9MU-UI -4.1bJ b'1JV.U0o I~V~t4UU 
ALL IhETA VARYIhG k 
& THETA 
-) u 
H 
U=u. i 
PE 
01= 
I-PC-PE PC LOGIO(PE) LOGIO(I-PC-PE) 
4. Jw,*U.U'O 4.b37321689Su-03 4.44286807010-02 9.S1033997610-01 
-2.34320042880000 -1.352336582BD-00 
9. 2.71.I Uo-J 
6,ubltuuvo 
3.96(;5129840-02
t.b30UIb24 90O-04 
1;510397)6520-01
1.36363142330-02 
8;09710690490-01
9.85680663940-01 
-1.40648673030-00 
-3.1655654189D-00 
-8.2090860812D-01 
-1.8653029995D*00 
4.7oO0: -uvuuuo1b54532700-0 7.1236725020-02 9.271066723D-01 -2.7812929973D+00 -1.1472B4IB20DO00 
4,71Uvuvv-u* 2.25165479q5D-92 2.25847576360-01- 7,51635875660-01 '-1;6474981908D-00 -6.46184565630-01 
.155uo6ou6o0 1.6142150272(-04 2.27863617640-02 ?.77052216730-01 -3.79203861400.00 -1o64232501190*00 
1 -1. u..oo00 1.31241767850-03 7.6222387295D-02 9.22465195030-01 
-2.88192792820-00 
-1.1179174532D-00 
"2.5 00-01 
2.IQ0uD-gI 
b. SuOuo0+o0 
I.9I,nO400dbD02 
1.15754386290-04 
e. 4IoOU01 
2.4335076118D-02 
,.jU itefl'5ItI-pItjU58pU 
9.75549169500-01
-
-3.93646254320-00 
-bp,ouud~0fUD± 
-1.613767291OD00 
-
107,10ttOU'0U 8.U92bobO810U-04 8.8354956857D-02 9.1075579253D-01 .­3.0509758292D00 
-1.0537690806D00 
O ;7ltUooO0 1.56215956210-02 2.68987021120-01 7.1539fl83260ZdY -l.06274bo05D00 -5o7026867461D-01 
6.Sb5UCO+Ob 6.8613611017U-O5 2.95629171490-02 9.70368469240-01 -4.1635897239D-00 -1.5292527137D-00 
3,, 
1__ 
@'C 
C) 
0 
O 
0 
o 
0 
O 
O 
-
15 7 
15 7 
i5 7 
15 7 
15 7 
15is 7-
NEXT SET 
15 7 
15 7 
15 7 
15 7 
..........----
i5 7 
NEXT SET 
i5 7 
15 7 
is 7 
*19 7 
is 7 
15 7 
NEXT SET 
15 7 
5 7, 
15145 7 
l 7 
15 7 
NEXT SET 
N-15, O7, 001,l D*1,3,5,7 
-D - o ------ c PEr 
1 1 ,.89000000-04 8.84000000-02 2.4587180D-01 1.33761030-18 
1 1 6."6000000-05 Z.96000-OD-02 6.650421U-01 3.6157596D-26 
1 1 6.83000000-04 1.36000000-02 8.0590472U-01 3.97935270-19 
1 I B.0300000D-03 3.660000OD-02 5.04166510-01 9.69591930-12 
1 1 1.200000D-03 1,0800t'00D-02 5,3385478D-01 2.6360917D-17 
+- t 7t0O00trO3 0--o-9. 169981 et,0+ rO4'54--­ 1r300-SD- 2 
1 3 8.89000000-04 8.04000000"02 8.4710604D-01 2.7877029D-13 
1 3 6 O86000000-052.96000000-02 9.899449J0-01 1.41484530-19 
I 3 6.83000000-04 1.36000000-02 9.8879967D-01 3.3699915D-15 
I 3 8.0400000D-03 3.60000D-02 8.71577090-01 456132860-09 
- - I'4 00Do - oeoo- 9 e +3D01---~4O3t-' 
1 3 5,76000000-03 0. 9.16998100-01 1.3000375D-12 
1 5 8.8900000D-04 8,8400000D-02 9.7921402D-01 4.6280067D-09 
1 5 6.86000O D-05 2.96000000-02 . 9.98918330-01 4.39728480-14 
1 5 6,8300000D-04 1.3600000D-02 9.8980260D-01 2.30443610-12 
I-5 i 
1 5 1.24000000-03 1.0800000D-02 9.81560190-o b.96965750-12 
1 5 b,76000000-03 0, 9.16998180-01 1.30003750-12 
1 7 8.8900000D-04 8.84000000-02 9.86605740-01 9.35642640-06 
1 7 6b.bOOOOOD-05 2.9600000D-02 9.98971390-01 1.64522340-09 
I - - 93 0 0" 04-- ,6 "0021,01 7 - O0 000-0 3 3.66000000-02 8.a609007U-O 1.214U771D-06 
1 7 1.240000OD-03 I.00000OO-02 9.B156o
0 58-Ol 1.146286bD-10 
I 7 5.76000000-03 0. 9.1699818D-01 1,30003750-12 
7.5412819D-01 
3.6349579D-01 
1.940952D-I 
4.95833490-01 
1.66145220-01 
8 30 00 
1.52893960-01 
1,00550740-0Z 
1.120032BD-02 
1.2842291D-01 
8.3001B20D-02 
2.0785980D-02 
1.08166800-03 
1.0197402D-02 
1.84398140-02 
6,300162OD-02 
1.3384904D-02 
1,0286082D-03 
96 D0 
1.13908710-01 
1,84394160-02 
8.3001820D-02 
Z14i) LO1Ir 
-1.7873670D01 -1.22554820-01 
-2.5441800D01 -4.39500620-01 
-1.B4001080-01 -7.1 1985020-01 
-I.10134110+01 -3.04664140-01 
-1.b579039D-0l -7.79512150-01 
In-41 6 00*40.-4--l-8 6 9 -2.0-0--
-1.2554754001 -81560966D-01 
-1.884929ID01 -1,99761470-00 
-1.44723710.01 -1.95076930.00 
-8.34090860100 -8.91357b00-01 
-I,lbbO440.01 -1.08091240.00 
-8.33460600o00 -1.68222950+00 
-1.3356815001 -2.9659060L-00 
-I.16374350.01 -1,99151050-00 
-1.1224051001 -1,7344435D.00 
-1.1806044D.01 -1.000912 o0.0 
-5.02889000-00 -118733B4 
7Do00 
-o.78377510-00 -2.9977bO0000 
9 -31D, 0 0- -­ 9620 r00-
-5,9154677D+00 
-9,4344305D-01
-9.94070870-00 -
1 
.X 3  2b8UO 0 
-1.18860,4D.01 -1.0809124D000 
--­
-
, 
1% 
0' 0 
00 
w _ _ _ _ 
_ 
_7 
© @ 
0 N=1S, 0=11, DO=1 01=3,7,11 
N D. 00 -0------------ ' PPt E ,--" ' 
15 I1 1 3 1.74000000-02 2.7900000D-01 1.2027556D-01 2.1412284D-13 8.7972444D-01 -1,2669337D01 -5.5653342D-02 
15 11 1 3 4.26000000-02 1.57000000-cl 2.8296296U-01 3,7849660D-10 7.17037040-01 -9.422052ED000 -1.44b641D-1 . 
1 11 1 3 4.22000000-03 1.66000000-01 4.99365300-01 4.1924356D-19 5.0063470D-01 -1.83775340-01 -3.004790bU-01 
15 11 1 3 1.46U00000-02 8.8300000D-02 6.85323480-01 1.1886204D-14 3.14676520-01 -1.39248840.01 -5.0213556D-l 
15 ll 1 3 b.84000000-02 1.25o00000-C1 2.2676269-01 1.7651'65D-08 7.67323720-01 -7.7266407D.00 -1,15021381-01 
i5 a1a -3 z.aooooD~az. 7.2-50C0000txr.2p t p9.lt~.0IAHHO4Z0180A.zl l9O29lQL. a.a0l692934L -
O 15 11 NEXT SET 1 . 3 5."000000-02 0. 4.179540dt-01 " 4.0669752D-11 5.8204592D-01 -1.0684665D*O1 -2.350427D-01 . ' 
15 11 1 7 1.7400000D-02 2.79oooooD-ol 6:89478960-01 1,2589417D-07 3.10520910-01 -6.899994400 -5.07909150-01 
15 11 1 r 4.26000000-02 1.5700000-01 5 173421550-01 7-4941336D-07 4.82657100-01 -6.1252786000 -3.16361301-01 
15 
16 
11 
11 
1 
4 
7 
7 
4,20000OD-03 1,6600OOD0l 
600 472-a$.a 
9.J2330650-01 8.61798060-12 6,76693490-02 -1.106454D+01 -1.1696080.D00 
-. 03a23a0o~. 142 2 201rt1... 
15 
1 
11 
11 
1 
1 
7 
7 
6.84000001-02 
2, 48 000OO-02 
1,25000000-01 
7,750000OD-02 
3.44849070-01 
6.8607860D-Ul 
2.94166460-06 
1,19134400-09 
6.55147980-01 
3.13921400-01 
-5.5314068D-00 
-8.923962000 
-1.83660590-01 
-5.03179080-01 
is 11 1 7 b.6600000-02 0. t.01954080-01 2.0b697520-11 5,82045920-01 -1.06846650+01 -2.3042750-01 
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